)]}'
{
  "id": "6fa483fc823eb6b37dfe95b6da1fb3d672978b7a",
  "repo": "manifest_repos/kernel",
  "revision": "1650886512330522da41d487bb2ce75fd5da5ec8",
  "path": "Documentation/fpga/dfl.rst"
}