blob: 8730a0a312daf9019241b496cc4a19c439e8c9be [file] [log] [blame]
/* ----------------------------------------------------------------------------
* SAM Software Package License
* ----------------------------------------------------------------------------
* Copyright (c) 2012, Atmel Corporation
*
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following condition is met:
*
* - Redistributions of source code must retain the above copyright notice,
* this list of conditions and the disclaimer below.
*
* Atmel's name may not be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* ----------------------------------------------------------------------------
*/
#ifndef _SAMA5_TRNG_INSTANCE_
#define _SAMA5_TRNG_INSTANCE_
/* ========== Register definition for TRNG peripheral ========== */
#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
#define REG_TRNG_CR (0xF8040000U) /**< \brief (TRNG) Control Register */
#define REG_TRNG_IER (0xF8040010U) /**< \brief (TRNG) Interrupt Enable Register */
#define REG_TRNG_IDR (0xF8040014U) /**< \brief (TRNG) Interrupt Disable Register */
#define REG_TRNG_IMR (0xF8040018U) /**< \brief (TRNG) Interrupt Mask Register */
#define REG_TRNG_ISR (0xF804001CU) /**< \brief (TRNG) Interrupt Status Register */
#define REG_TRNG_ODATA (0xF8040050U) /**< \brief (TRNG) Output Data Register */
#else
#define REG_TRNG_CR (*(WoReg*)0xF8040000U) /**< \brief (TRNG) Control Register */
#define REG_TRNG_IER (*(WoReg*)0xF8040010U) /**< \brief (TRNG) Interrupt Enable Register */
#define REG_TRNG_IDR (*(WoReg*)0xF8040014U) /**< \brief (TRNG) Interrupt Disable Register */
#define REG_TRNG_IMR (*(RoReg*)0xF8040018U) /**< \brief (TRNG) Interrupt Mask Register */
#define REG_TRNG_ISR (*(RoReg*)0xF804001CU) /**< \brief (TRNG) Interrupt Status Register */
#define REG_TRNG_ODATA (*(RoReg*)0xF8040050U) /**< \brief (TRNG) Output Data Register */
#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
#endif /* _SAMA5_TRNG_INSTANCE_ */