| /* |
| * Copyright (c) 2010 Broadcom Corporation |
| * |
| * Permission to use, copy, modify, and/or distribute this software for any |
| * purpose with or without fee is hereby granted, provided that the above |
| * copyright notice and this permission notice appear in all copies. |
| * |
| * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES |
| * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF |
| * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY |
| * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES |
| * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION |
| * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN |
| * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. |
| */ |
| |
| #ifndef _bcmsrom_tbl_h_ |
| #define _bcmsrom_tbl_h_ |
| |
| #include "sbpcmcia.h" |
| #include "wlioctl.h" |
| |
| typedef struct { |
| const char *name; |
| u32 revmask; |
| u32 flags; |
| u16 off; |
| u16 mask; |
| } sromvar_t; |
| |
| #define SRFL_MORE 1 /* value continues as described by the next entry */ |
| #define SRFL_NOFFS 2 /* value bits can't be all one's */ |
| #define SRFL_PRHEX 4 /* value is in hexdecimal format */ |
| #define SRFL_PRSIGN 8 /* value is in signed decimal format */ |
| #define SRFL_CCODE 0x10 /* value is in country code format */ |
| #define SRFL_ETHADDR 0x20 /* value is an Ethernet address */ |
| #define SRFL_LEDDC 0x40 /* value is an LED duty cycle */ |
| #define SRFL_NOVAR 0x80 /* do not generate a nvram param, entry is for mfgc */ |
| |
| /* Assumptions: |
| * - Ethernet address spans across 3 consective words |
| * |
| * Table rules: |
| * - Add multiple entries next to each other if a value spans across multiple words |
| * (even multiple fields in the same word) with each entry except the last having |
| * it's SRFL_MORE bit set. |
| * - Ethernet address entry does not follow above rule and must not have SRFL_MORE |
| * bit set. Its SRFL_ETHADDR bit implies it takes multiple words. |
| * - The last entry's name field must be NULL to indicate the end of the table. Other |
| * entries must have non-NULL name. |
| */ |
| |
| static const sromvar_t pci_sromvars[] = { |
| {"devid", 0xffffff00, SRFL_PRHEX | SRFL_NOVAR, PCI_F0DEVID, 0xffff}, |
| {"boardrev", 0x0000000e, SRFL_PRHEX, SROM_AABREV, SROM_BR_MASK}, |
| {"boardrev", 0x000000f0, SRFL_PRHEX, SROM4_BREV, 0xffff}, |
| {"boardrev", 0xffffff00, SRFL_PRHEX, SROM8_BREV, 0xffff}, |
| {"boardflags", 0x00000002, SRFL_PRHEX, SROM_BFL, 0xffff}, |
| {"boardflags", 0x00000004, SRFL_PRHEX | SRFL_MORE, SROM_BFL, 0xffff}, |
| {"", 0, 0, SROM_BFL2, 0xffff}, |
| {"boardflags", 0x00000008, SRFL_PRHEX | SRFL_MORE, SROM_BFL, 0xffff}, |
| {"", 0, 0, SROM3_BFL2, 0xffff}, |
| {"boardflags", 0x00000010, SRFL_PRHEX | SRFL_MORE, SROM4_BFL0, 0xffff}, |
| {"", 0, 0, SROM4_BFL1, 0xffff}, |
| {"boardflags", 0x000000e0, SRFL_PRHEX | SRFL_MORE, SROM5_BFL0, 0xffff}, |
| {"", 0, 0, SROM5_BFL1, 0xffff}, |
| {"boardflags", 0xffffff00, SRFL_PRHEX | SRFL_MORE, SROM8_BFL0, 0xffff}, |
| {"", 0, 0, SROM8_BFL1, 0xffff}, |
| {"boardflags2", 0x00000010, SRFL_PRHEX | SRFL_MORE, SROM4_BFL2, 0xffff}, |
| {"", 0, 0, SROM4_BFL3, 0xffff}, |
| {"boardflags2", 0x000000e0, SRFL_PRHEX | SRFL_MORE, SROM5_BFL2, 0xffff}, |
| {"", 0, 0, SROM5_BFL3, 0xffff}, |
| {"boardflags2", 0xffffff00, SRFL_PRHEX | SRFL_MORE, SROM8_BFL2, 0xffff}, |
| {"", 0, 0, SROM8_BFL3, 0xffff}, |
| {"boardtype", 0xfffffffc, SRFL_PRHEX, SROM_SSID, 0xffff}, |
| {"boardnum", 0x00000006, 0, SROM_MACLO_IL0, 0xffff}, |
| {"boardnum", 0x00000008, 0, SROM3_MACLO, 0xffff}, |
| {"boardnum", 0x00000010, 0, SROM4_MACLO, 0xffff}, |
| {"boardnum", 0x000000e0, 0, SROM5_MACLO, 0xffff}, |
| {"boardnum", 0xffffff00, 0, SROM8_MACLO, 0xffff}, |
| {"cc", 0x00000002, 0, SROM_AABREV, SROM_CC_MASK}, |
| {"regrev", 0x00000008, 0, SROM_OPO, 0xff00}, |
| {"regrev", 0x00000010, 0, SROM4_REGREV, 0x00ff}, |
| {"regrev", 0x000000e0, 0, SROM5_REGREV, 0x00ff}, |
| {"regrev", 0xffffff00, 0, SROM8_REGREV, 0x00ff}, |
| {"ledbh0", 0x0000000e, SRFL_NOFFS, SROM_LEDBH10, 0x00ff}, |
| {"ledbh1", 0x0000000e, SRFL_NOFFS, SROM_LEDBH10, 0xff00}, |
| {"ledbh2", 0x0000000e, SRFL_NOFFS, SROM_LEDBH32, 0x00ff}, |
| {"ledbh3", 0x0000000e, SRFL_NOFFS, SROM_LEDBH32, 0xff00}, |
| {"ledbh0", 0x00000010, SRFL_NOFFS, SROM4_LEDBH10, 0x00ff}, |
| {"ledbh1", 0x00000010, SRFL_NOFFS, SROM4_LEDBH10, 0xff00}, |
| {"ledbh2", 0x00000010, SRFL_NOFFS, SROM4_LEDBH32, 0x00ff}, |
| {"ledbh3", 0x00000010, SRFL_NOFFS, SROM4_LEDBH32, 0xff00}, |
| {"ledbh0", 0x000000e0, SRFL_NOFFS, SROM5_LEDBH10, 0x00ff}, |
| {"ledbh1", 0x000000e0, SRFL_NOFFS, SROM5_LEDBH10, 0xff00}, |
| {"ledbh2", 0x000000e0, SRFL_NOFFS, SROM5_LEDBH32, 0x00ff}, |
| {"ledbh3", 0x000000e0, SRFL_NOFFS, SROM5_LEDBH32, 0xff00}, |
| {"ledbh0", 0xffffff00, SRFL_NOFFS, SROM8_LEDBH10, 0x00ff}, |
| {"ledbh1", 0xffffff00, SRFL_NOFFS, SROM8_LEDBH10, 0xff00}, |
| {"ledbh2", 0xffffff00, SRFL_NOFFS, SROM8_LEDBH32, 0x00ff}, |
| {"ledbh3", 0xffffff00, SRFL_NOFFS, SROM8_LEDBH32, 0xff00}, |
| {"pa0b0", 0x0000000e, SRFL_PRHEX, SROM_WL0PAB0, 0xffff}, |
| {"pa0b1", 0x0000000e, SRFL_PRHEX, SROM_WL0PAB1, 0xffff}, |
| {"pa0b2", 0x0000000e, SRFL_PRHEX, SROM_WL0PAB2, 0xffff}, |
| {"pa0itssit", 0x0000000e, 0, SROM_ITT, 0x00ff}, |
| {"pa0maxpwr", 0x0000000e, 0, SROM_WL10MAXP, 0x00ff}, |
| {"pa0b0", 0xffffff00, SRFL_PRHEX, SROM8_W0_PAB0, 0xffff}, |
| {"pa0b1", 0xffffff00, SRFL_PRHEX, SROM8_W0_PAB1, 0xffff}, |
| {"pa0b2", 0xffffff00, SRFL_PRHEX, SROM8_W0_PAB2, 0xffff}, |
| {"pa0itssit", 0xffffff00, 0, SROM8_W0_ITTMAXP, 0xff00}, |
| {"pa0maxpwr", 0xffffff00, 0, SROM8_W0_ITTMAXP, 0x00ff}, |
| {"opo", 0x0000000c, 0, SROM_OPO, 0x00ff}, |
| {"opo", 0xffffff00, 0, SROM8_2G_OFDMPO, 0x00ff}, |
| {"aa2g", 0x0000000e, 0, SROM_AABREV, SROM_AA0_MASK}, |
| {"aa2g", 0x000000f0, 0, SROM4_AA, 0x00ff}, |
| {"aa2g", 0xffffff00, 0, SROM8_AA, 0x00ff}, |
| {"aa5g", 0x0000000e, 0, SROM_AABREV, SROM_AA1_MASK}, |
| {"aa5g", 0x000000f0, 0, SROM4_AA, 0xff00}, |
| {"aa5g", 0xffffff00, 0, SROM8_AA, 0xff00}, |
| {"ag0", 0x0000000e, 0, SROM_AG10, 0x00ff}, |
| {"ag1", 0x0000000e, 0, SROM_AG10, 0xff00}, |
| {"ag0", 0x000000f0, 0, SROM4_AG10, 0x00ff}, |
| {"ag1", 0x000000f0, 0, SROM4_AG10, 0xff00}, |
| {"ag2", 0x000000f0, 0, SROM4_AG32, 0x00ff}, |
| {"ag3", 0x000000f0, 0, SROM4_AG32, 0xff00}, |
| {"ag0", 0xffffff00, 0, SROM8_AG10, 0x00ff}, |
| {"ag1", 0xffffff00, 0, SROM8_AG10, 0xff00}, |
| {"ag2", 0xffffff00, 0, SROM8_AG32, 0x00ff}, |
| {"ag3", 0xffffff00, 0, SROM8_AG32, 0xff00}, |
| {"pa1b0", 0x0000000e, SRFL_PRHEX, SROM_WL1PAB0, 0xffff}, |
| {"pa1b1", 0x0000000e, SRFL_PRHEX, SROM_WL1PAB1, 0xffff}, |
| {"pa1b2", 0x0000000e, SRFL_PRHEX, SROM_WL1PAB2, 0xffff}, |
| {"pa1lob0", 0x0000000c, SRFL_PRHEX, SROM_WL1LPAB0, 0xffff}, |
| {"pa1lob1", 0x0000000c, SRFL_PRHEX, SROM_WL1LPAB1, 0xffff}, |
| {"pa1lob2", 0x0000000c, SRFL_PRHEX, SROM_WL1LPAB2, 0xffff}, |
| {"pa1hib0", 0x0000000c, SRFL_PRHEX, SROM_WL1HPAB0, 0xffff}, |
| {"pa1hib1", 0x0000000c, SRFL_PRHEX, SROM_WL1HPAB1, 0xffff}, |
| {"pa1hib2", 0x0000000c, SRFL_PRHEX, SROM_WL1HPAB2, 0xffff}, |
| {"pa1itssit", 0x0000000e, 0, SROM_ITT, 0xff00}, |
| {"pa1maxpwr", 0x0000000e, 0, SROM_WL10MAXP, 0xff00}, |
| {"pa1lomaxpwr", 0x0000000c, 0, SROM_WL1LHMAXP, 0xff00}, |
| {"pa1himaxpwr", 0x0000000c, 0, SROM_WL1LHMAXP, 0x00ff}, |
| {"pa1b0", 0xffffff00, SRFL_PRHEX, SROM8_W1_PAB0, 0xffff}, |
| {"pa1b1", 0xffffff00, SRFL_PRHEX, SROM8_W1_PAB1, 0xffff}, |
| {"pa1b2", 0xffffff00, SRFL_PRHEX, SROM8_W1_PAB2, 0xffff}, |
| {"pa1lob0", 0xffffff00, SRFL_PRHEX, SROM8_W1_PAB0_LC, 0xffff}, |
| {"pa1lob1", 0xffffff00, SRFL_PRHEX, SROM8_W1_PAB1_LC, 0xffff}, |
| {"pa1lob2", 0xffffff00, SRFL_PRHEX, SROM8_W1_PAB2_LC, 0xffff}, |
| {"pa1hib0", 0xffffff00, SRFL_PRHEX, SROM8_W1_PAB0_HC, 0xffff}, |
| {"pa1hib1", 0xffffff00, SRFL_PRHEX, SROM8_W1_PAB1_HC, 0xffff}, |
| {"pa1hib2", 0xffffff00, SRFL_PRHEX, SROM8_W1_PAB2_HC, 0xffff}, |
| {"pa1itssit", 0xffffff00, 0, SROM8_W1_ITTMAXP, 0xff00}, |
| {"pa1maxpwr", 0xffffff00, 0, SROM8_W1_ITTMAXP, 0x00ff}, |
| {"pa1lomaxpwr", 0xffffff00, 0, SROM8_W1_MAXP_LCHC, 0xff00}, |
| {"pa1himaxpwr", 0xffffff00, 0, SROM8_W1_MAXP_LCHC, 0x00ff}, |
| {"bxa2g", 0x00000008, 0, SROM_BXARSSI2G, 0x1800}, |
| {"rssisav2g", 0x00000008, 0, SROM_BXARSSI2G, 0x0700}, |
| {"rssismc2g", 0x00000008, 0, SROM_BXARSSI2G, 0x00f0}, |
| {"rssismf2g", 0x00000008, 0, SROM_BXARSSI2G, 0x000f}, |
| {"bxa2g", 0xffffff00, 0, SROM8_BXARSSI2G, 0x1800}, |
| {"rssisav2g", 0xffffff00, 0, SROM8_BXARSSI2G, 0x0700}, |
| {"rssismc2g", 0xffffff00, 0, SROM8_BXARSSI2G, 0x00f0}, |
| {"rssismf2g", 0xffffff00, 0, SROM8_BXARSSI2G, 0x000f}, |
| {"bxa5g", 0x00000008, 0, SROM_BXARSSI5G, 0x1800}, |
| {"rssisav5g", 0x00000008, 0, SROM_BXARSSI5G, 0x0700}, |
| {"rssismc5g", 0x00000008, 0, SROM_BXARSSI5G, 0x00f0}, |
| {"rssismf5g", 0x00000008, 0, SROM_BXARSSI5G, 0x000f}, |
| {"bxa5g", 0xffffff00, 0, SROM8_BXARSSI5G, 0x1800}, |
| {"rssisav5g", 0xffffff00, 0, SROM8_BXARSSI5G, 0x0700}, |
| {"rssismc5g", 0xffffff00, 0, SROM8_BXARSSI5G, 0x00f0}, |
| {"rssismf5g", 0xffffff00, 0, SROM8_BXARSSI5G, 0x000f}, |
| {"tri2g", 0x00000008, 0, SROM_TRI52G, 0x00ff}, |
| {"tri5g", 0x00000008, 0, SROM_TRI52G, 0xff00}, |
| {"tri5gl", 0x00000008, 0, SROM_TRI5GHL, 0x00ff}, |
| {"tri5gh", 0x00000008, 0, SROM_TRI5GHL, 0xff00}, |
| {"tri2g", 0xffffff00, 0, SROM8_TRI52G, 0x00ff}, |
| {"tri5g", 0xffffff00, 0, SROM8_TRI52G, 0xff00}, |
| {"tri5gl", 0xffffff00, 0, SROM8_TRI5GHL, 0x00ff}, |
| {"tri5gh", 0xffffff00, 0, SROM8_TRI5GHL, 0xff00}, |
| {"rxpo2g", 0x00000008, SRFL_PRSIGN, SROM_RXPO52G, 0x00ff}, |
| {"rxpo5g", 0x00000008, SRFL_PRSIGN, SROM_RXPO52G, 0xff00}, |
| {"rxpo2g", 0xffffff00, SRFL_PRSIGN, SROM8_RXPO52G, 0x00ff}, |
| {"rxpo5g", 0xffffff00, SRFL_PRSIGN, SROM8_RXPO52G, 0xff00}, |
| {"txchain", 0x000000f0, SRFL_NOFFS, SROM4_TXRXC, SROM4_TXCHAIN_MASK}, |
| {"rxchain", 0x000000f0, SRFL_NOFFS, SROM4_TXRXC, SROM4_RXCHAIN_MASK}, |
| {"antswitch", 0x000000f0, SRFL_NOFFS, SROM4_TXRXC, SROM4_SWITCH_MASK}, |
| {"txchain", 0xffffff00, SRFL_NOFFS, SROM8_TXRXC, SROM4_TXCHAIN_MASK}, |
| {"rxchain", 0xffffff00, SRFL_NOFFS, SROM8_TXRXC, SROM4_RXCHAIN_MASK}, |
| {"antswitch", 0xffffff00, SRFL_NOFFS, SROM8_TXRXC, SROM4_SWITCH_MASK}, |
| {"tssipos2g", 0xffffff00, 0, SROM8_FEM2G, SROM8_FEM_TSSIPOS_MASK}, |
| {"extpagain2g", 0xffffff00, 0, SROM8_FEM2G, SROM8_FEM_EXTPA_GAIN_MASK}, |
| {"pdetrange2g", 0xffffff00, 0, SROM8_FEM2G, SROM8_FEM_PDET_RANGE_MASK}, |
| {"triso2g", 0xffffff00, 0, SROM8_FEM2G, SROM8_FEM_TR_ISO_MASK}, |
| {"antswctl2g", 0xffffff00, 0, SROM8_FEM2G, SROM8_FEM_ANTSWLUT_MASK}, |
| {"tssipos5g", 0xffffff00, 0, SROM8_FEM5G, SROM8_FEM_TSSIPOS_MASK}, |
| {"extpagain5g", 0xffffff00, 0, SROM8_FEM5G, SROM8_FEM_EXTPA_GAIN_MASK}, |
| {"pdetrange5g", 0xffffff00, 0, SROM8_FEM5G, SROM8_FEM_PDET_RANGE_MASK}, |
| {"triso5g", 0xffffff00, 0, SROM8_FEM5G, SROM8_FEM_TR_ISO_MASK}, |
| {"antswctl5g", 0xffffff00, 0, SROM8_FEM5G, SROM8_FEM_ANTSWLUT_MASK}, |
| {"tempthresh", 0xffffff00, 0, SROM8_THERMAL, 0xff00}, |
| {"tempoffset", 0xffffff00, 0, SROM8_THERMAL, 0x00ff}, |
| {"txpid2ga0", 0x000000f0, 0, SROM4_TXPID2G, 0x00ff}, |
| {"txpid2ga1", 0x000000f0, 0, SROM4_TXPID2G, 0xff00}, |
| {"txpid2ga2", 0x000000f0, 0, SROM4_TXPID2G + 1, 0x00ff}, |
| {"txpid2ga3", 0x000000f0, 0, SROM4_TXPID2G + 1, 0xff00}, |
| {"txpid5ga0", 0x000000f0, 0, SROM4_TXPID5G, 0x00ff}, |
| {"txpid5ga1", 0x000000f0, 0, SROM4_TXPID5G, 0xff00}, |
| {"txpid5ga2", 0x000000f0, 0, SROM4_TXPID5G + 1, 0x00ff}, |
| {"txpid5ga3", 0x000000f0, 0, SROM4_TXPID5G + 1, 0xff00}, |
| {"txpid5gla0", 0x000000f0, 0, SROM4_TXPID5GL, 0x00ff}, |
| {"txpid5gla1", 0x000000f0, 0, SROM4_TXPID5GL, 0xff00}, |
| {"txpid5gla2", 0x000000f0, 0, SROM4_TXPID5GL + 1, 0x00ff}, |
| {"txpid5gla3", 0x000000f0, 0, SROM4_TXPID5GL + 1, 0xff00}, |
| {"txpid5gha0", 0x000000f0, 0, SROM4_TXPID5GH, 0x00ff}, |
| {"txpid5gha1", 0x000000f0, 0, SROM4_TXPID5GH, 0xff00}, |
| {"txpid5gha2", 0x000000f0, 0, SROM4_TXPID5GH + 1, 0x00ff}, |
| {"txpid5gha3", 0x000000f0, 0, SROM4_TXPID5GH + 1, 0xff00}, |
| |
| {"ccode", 0x0000000f, SRFL_CCODE, SROM_CCODE, 0xffff}, |
| {"ccode", 0x00000010, SRFL_CCODE, SROM4_CCODE, 0xffff}, |
| {"ccode", 0x000000e0, SRFL_CCODE, SROM5_CCODE, 0xffff}, |
| {"ccode", 0xffffff00, SRFL_CCODE, SROM8_CCODE, 0xffff}, |
| {"macaddr", 0xffffff00, SRFL_ETHADDR, SROM8_MACHI, 0xffff}, |
| {"macaddr", 0x000000e0, SRFL_ETHADDR, SROM5_MACHI, 0xffff}, |
| {"macaddr", 0x00000010, SRFL_ETHADDR, SROM4_MACHI, 0xffff}, |
| {"macaddr", 0x00000008, SRFL_ETHADDR, SROM3_MACHI, 0xffff}, |
| {"il0macaddr", 0x00000007, SRFL_ETHADDR, SROM_MACHI_IL0, 0xffff}, |
| {"et1macaddr", 0x00000007, SRFL_ETHADDR, SROM_MACHI_ET1, 0xffff}, |
| {"leddc", 0xffffff00, SRFL_NOFFS | SRFL_LEDDC, SROM8_LEDDC, 0xffff}, |
| {"leddc", 0x000000e0, SRFL_NOFFS | SRFL_LEDDC, SROM5_LEDDC, 0xffff}, |
| {"leddc", 0x00000010, SRFL_NOFFS | SRFL_LEDDC, SROM4_LEDDC, 0xffff}, |
| {"leddc", 0x00000008, SRFL_NOFFS | SRFL_LEDDC, SROM3_LEDDC, 0xffff}, |
| {"rawtempsense", 0xffffff00, SRFL_PRHEX, SROM8_MPWR_RAWTS, 0x01ff}, |
| {"measpower", 0xffffff00, SRFL_PRHEX, SROM8_MPWR_RAWTS, 0xfe00}, |
| {"tempsense_slope", 0xffffff00, SRFL_PRHEX, SROM8_TS_SLP_OPT_CORRX, |
| 0x00ff}, |
| {"tempcorrx", 0xffffff00, SRFL_PRHEX, SROM8_TS_SLP_OPT_CORRX, 0xfc00}, |
| {"tempsense_option", 0xffffff00, SRFL_PRHEX, SROM8_TS_SLP_OPT_CORRX, |
| 0x0300}, |
| {"freqoffset_corr", 0xffffff00, SRFL_PRHEX, SROM8_FOC_HWIQ_IQSWP, |
| 0x000f}, |
| {"iqcal_swp_dis", 0xffffff00, SRFL_PRHEX, SROM8_FOC_HWIQ_IQSWP, 0x0010}, |
| {"hw_iqcal_en", 0xffffff00, SRFL_PRHEX, SROM8_FOC_HWIQ_IQSWP, 0x0020}, |
| {"phycal_tempdelta", 0xffffff00, 0, SROM8_PHYCAL_TEMPDELTA, 0x00ff}, |
| |
| {"cck2gpo", 0x000000f0, 0, SROM4_2G_CCKPO, 0xffff}, |
| {"cck2gpo", 0x00000100, 0, SROM8_2G_CCKPO, 0xffff}, |
| {"ofdm2gpo", 0x000000f0, SRFL_MORE, SROM4_2G_OFDMPO, 0xffff}, |
| {"", 0, 0, SROM4_2G_OFDMPO + 1, 0xffff}, |
| {"ofdm5gpo", 0x000000f0, SRFL_MORE, SROM4_5G_OFDMPO, 0xffff}, |
| {"", 0, 0, SROM4_5G_OFDMPO + 1, 0xffff}, |
| {"ofdm5glpo", 0x000000f0, SRFL_MORE, SROM4_5GL_OFDMPO, 0xffff}, |
| {"", 0, 0, SROM4_5GL_OFDMPO + 1, 0xffff}, |
| {"ofdm5ghpo", 0x000000f0, SRFL_MORE, SROM4_5GH_OFDMPO, 0xffff}, |
| {"", 0, 0, SROM4_5GH_OFDMPO + 1, 0xffff}, |
| {"ofdm2gpo", 0x00000100, SRFL_MORE, SROM8_2G_OFDMPO, 0xffff}, |
| {"", 0, 0, SROM8_2G_OFDMPO + 1, 0xffff}, |
| {"ofdm5gpo", 0x00000100, SRFL_MORE, SROM8_5G_OFDMPO, 0xffff}, |
| {"", 0, 0, SROM8_5G_OFDMPO + 1, 0xffff}, |
| {"ofdm5glpo", 0x00000100, SRFL_MORE, SROM8_5GL_OFDMPO, 0xffff}, |
| {"", 0, 0, SROM8_5GL_OFDMPO + 1, 0xffff}, |
| {"ofdm5ghpo", 0x00000100, SRFL_MORE, SROM8_5GH_OFDMPO, 0xffff}, |
| {"", 0, 0, SROM8_5GH_OFDMPO + 1, 0xffff}, |
| {"mcs2gpo0", 0x000000f0, 0, SROM4_2G_MCSPO, 0xffff}, |
| {"mcs2gpo1", 0x000000f0, 0, SROM4_2G_MCSPO + 1, 0xffff}, |
| {"mcs2gpo2", 0x000000f0, 0, SROM4_2G_MCSPO + 2, 0xffff}, |
| {"mcs2gpo3", 0x000000f0, 0, SROM4_2G_MCSPO + 3, 0xffff}, |
| {"mcs2gpo4", 0x000000f0, 0, SROM4_2G_MCSPO + 4, 0xffff}, |
| {"mcs2gpo5", 0x000000f0, 0, SROM4_2G_MCSPO + 5, 0xffff}, |
| {"mcs2gpo6", 0x000000f0, 0, SROM4_2G_MCSPO + 6, 0xffff}, |
| {"mcs2gpo7", 0x000000f0, 0, SROM4_2G_MCSPO + 7, 0xffff}, |
| {"mcs5gpo0", 0x000000f0, 0, SROM4_5G_MCSPO, 0xffff}, |
| {"mcs5gpo1", 0x000000f0, 0, SROM4_5G_MCSPO + 1, 0xffff}, |
| {"mcs5gpo2", 0x000000f0, 0, SROM4_5G_MCSPO + 2, 0xffff}, |
| {"mcs5gpo3", 0x000000f0, 0, SROM4_5G_MCSPO + 3, 0xffff}, |
| {"mcs5gpo4", 0x000000f0, 0, SROM4_5G_MCSPO + 4, 0xffff}, |
| {"mcs5gpo5", 0x000000f0, 0, SROM4_5G_MCSPO + 5, 0xffff}, |
| {"mcs5gpo6", 0x000000f0, 0, SROM4_5G_MCSPO + 6, 0xffff}, |
| {"mcs5gpo7", 0x000000f0, 0, SROM4_5G_MCSPO + 7, 0xffff}, |
| {"mcs5glpo0", 0x000000f0, 0, SROM4_5GL_MCSPO, 0xffff}, |
| {"mcs5glpo1", 0x000000f0, 0, SROM4_5GL_MCSPO + 1, 0xffff}, |
| {"mcs5glpo2", 0x000000f0, 0, SROM4_5GL_MCSPO + 2, 0xffff}, |
| {"mcs5glpo3", 0x000000f0, 0, SROM4_5GL_MCSPO + 3, 0xffff}, |
| {"mcs5glpo4", 0x000000f0, 0, SROM4_5GL_MCSPO + 4, 0xffff}, |
| {"mcs5glpo5", 0x000000f0, 0, SROM4_5GL_MCSPO + 5, 0xffff}, |
| {"mcs5glpo6", 0x000000f0, 0, SROM4_5GL_MCSPO + 6, 0xffff}, |
| {"mcs5glpo7", 0x000000f0, 0, SROM4_5GL_MCSPO + 7, 0xffff}, |
| {"mcs5ghpo0", 0x000000f0, 0, SROM4_5GH_MCSPO, 0xffff}, |
| {"mcs5ghpo1", 0x000000f0, 0, SROM4_5GH_MCSPO + 1, 0xffff}, |
| {"mcs5ghpo2", 0x000000f0, 0, SROM4_5GH_MCSPO + 2, 0xffff}, |
| {"mcs5ghpo3", 0x000000f0, 0, SROM4_5GH_MCSPO + 3, 0xffff}, |
| {"mcs5ghpo4", 0x000000f0, 0, SROM4_5GH_MCSPO + 4, 0xffff}, |
| {"mcs5ghpo5", 0x000000f0, 0, SROM4_5GH_MCSPO + 5, 0xffff}, |
| {"mcs5ghpo6", 0x000000f0, 0, SROM4_5GH_MCSPO + 6, 0xffff}, |
| {"mcs5ghpo7", 0x000000f0, 0, SROM4_5GH_MCSPO + 7, 0xffff}, |
| {"mcs2gpo0", 0x00000100, 0, SROM8_2G_MCSPO, 0xffff}, |
| {"mcs2gpo1", 0x00000100, 0, SROM8_2G_MCSPO + 1, 0xffff}, |
| {"mcs2gpo2", 0x00000100, 0, SROM8_2G_MCSPO + 2, 0xffff}, |
| {"mcs2gpo3", 0x00000100, 0, SROM8_2G_MCSPO + 3, 0xffff}, |
| {"mcs2gpo4", 0x00000100, 0, SROM8_2G_MCSPO + 4, 0xffff}, |
| {"mcs2gpo5", 0x00000100, 0, SROM8_2G_MCSPO + 5, 0xffff}, |
| {"mcs2gpo6", 0x00000100, 0, SROM8_2G_MCSPO + 6, 0xffff}, |
| {"mcs2gpo7", 0x00000100, 0, SROM8_2G_MCSPO + 7, 0xffff}, |
| {"mcs5gpo0", 0x00000100, 0, SROM8_5G_MCSPO, 0xffff}, |
| {"mcs5gpo1", 0x00000100, 0, SROM8_5G_MCSPO + 1, 0xffff}, |
| {"mcs5gpo2", 0x00000100, 0, SROM8_5G_MCSPO + 2, 0xffff}, |
| {"mcs5gpo3", 0x00000100, 0, SROM8_5G_MCSPO + 3, 0xffff}, |
| {"mcs5gpo4", 0x00000100, 0, SROM8_5G_MCSPO + 4, 0xffff}, |
| {"mcs5gpo5", 0x00000100, 0, SROM8_5G_MCSPO + 5, 0xffff}, |
| {"mcs5gpo6", 0x00000100, 0, SROM8_5G_MCSPO + 6, 0xffff}, |
| {"mcs5gpo7", 0x00000100, 0, SROM8_5G_MCSPO + 7, 0xffff}, |
| {"mcs5glpo0", 0x00000100, 0, SROM8_5GL_MCSPO, 0xffff}, |
| {"mcs5glpo1", 0x00000100, 0, SROM8_5GL_MCSPO + 1, 0xffff}, |
| {"mcs5glpo2", 0x00000100, 0, SROM8_5GL_MCSPO + 2, 0xffff}, |
| {"mcs5glpo3", 0x00000100, 0, SROM8_5GL_MCSPO + 3, 0xffff}, |
| {"mcs5glpo4", 0x00000100, 0, SROM8_5GL_MCSPO + 4, 0xffff}, |
| {"mcs5glpo5", 0x00000100, 0, SROM8_5GL_MCSPO + 5, 0xffff}, |
| {"mcs5glpo6", 0x00000100, 0, SROM8_5GL_MCSPO + 6, 0xffff}, |
| {"mcs5glpo7", 0x00000100, 0, SROM8_5GL_MCSPO + 7, 0xffff}, |
| {"mcs5ghpo0", 0x00000100, 0, SROM8_5GH_MCSPO, 0xffff}, |
| {"mcs5ghpo1", 0x00000100, 0, SROM8_5GH_MCSPO + 1, 0xffff}, |
| {"mcs5ghpo2", 0x00000100, 0, SROM8_5GH_MCSPO + 2, 0xffff}, |
| {"mcs5ghpo3", 0x00000100, 0, SROM8_5GH_MCSPO + 3, 0xffff}, |
| {"mcs5ghpo4", 0x00000100, 0, SROM8_5GH_MCSPO + 4, 0xffff}, |
| {"mcs5ghpo5", 0x00000100, 0, SROM8_5GH_MCSPO + 5, 0xffff}, |
| {"mcs5ghpo6", 0x00000100, 0, SROM8_5GH_MCSPO + 6, 0xffff}, |
| {"mcs5ghpo7", 0x00000100, 0, SROM8_5GH_MCSPO + 7, 0xffff}, |
| {"cddpo", 0x000000f0, 0, SROM4_CDDPO, 0xffff}, |
| {"stbcpo", 0x000000f0, 0, SROM4_STBCPO, 0xffff}, |
| {"bw40po", 0x000000f0, 0, SROM4_BW40PO, 0xffff}, |
| {"bwduppo", 0x000000f0, 0, SROM4_BWDUPPO, 0xffff}, |
| {"cddpo", 0x00000100, 0, SROM8_CDDPO, 0xffff}, |
| {"stbcpo", 0x00000100, 0, SROM8_STBCPO, 0xffff}, |
| {"bw40po", 0x00000100, 0, SROM8_BW40PO, 0xffff}, |
| {"bwduppo", 0x00000100, 0, SROM8_BWDUPPO, 0xffff}, |
| |
| /* power per rate from sromrev 9 */ |
| {"cckbw202gpo", 0xfffffe00, 0, SROM9_2GPO_CCKBW20, 0xffff}, |
| {"cckbw20ul2gpo", 0xfffffe00, 0, SROM9_2GPO_CCKBW20UL, 0xffff}, |
| {"legofdmbw202gpo", 0xfffffe00, SRFL_MORE, SROM9_2GPO_LOFDMBW20, |
| 0xffff}, |
| {"", 0, 0, SROM9_2GPO_LOFDMBW20 + 1, 0xffff}, |
| {"legofdmbw20ul2gpo", 0xfffffe00, SRFL_MORE, SROM9_2GPO_LOFDMBW20UL, |
| 0xffff}, |
| {"", 0, 0, SROM9_2GPO_LOFDMBW20UL + 1, 0xffff}, |
| {"legofdmbw205glpo", 0xfffffe00, SRFL_MORE, SROM9_5GLPO_LOFDMBW20, |
| 0xffff}, |
| {"", 0, 0, SROM9_5GLPO_LOFDMBW20 + 1, 0xffff}, |
| {"legofdmbw20ul5glpo", 0xfffffe00, SRFL_MORE, SROM9_5GLPO_LOFDMBW20UL, |
| 0xffff}, |
| {"", 0, 0, SROM9_5GLPO_LOFDMBW20UL + 1, 0xffff}, |
| {"legofdmbw205gmpo", 0xfffffe00, SRFL_MORE, SROM9_5GMPO_LOFDMBW20, |
| 0xffff}, |
| {"", 0, 0, SROM9_5GMPO_LOFDMBW20 + 1, 0xffff}, |
| {"legofdmbw20ul5gmpo", 0xfffffe00, SRFL_MORE, SROM9_5GMPO_LOFDMBW20UL, |
| 0xffff}, |
| {"", 0, 0, SROM9_5GMPO_LOFDMBW20UL + 1, 0xffff}, |
| {"legofdmbw205ghpo", 0xfffffe00, SRFL_MORE, SROM9_5GHPO_LOFDMBW20, |
| 0xffff}, |
| {"", 0, 0, SROM9_5GHPO_LOFDMBW20 + 1, 0xffff}, |
| {"legofdmbw20ul5ghpo", 0xfffffe00, SRFL_MORE, SROM9_5GHPO_LOFDMBW20UL, |
| 0xffff}, |
| {"", 0, 0, SROM9_5GHPO_LOFDMBW20UL + 1, 0xffff}, |
| {"mcsbw202gpo", 0xfffffe00, SRFL_MORE, SROM9_2GPO_MCSBW20, 0xffff}, |
| {"", 0, 0, SROM9_2GPO_MCSBW20 + 1, 0xffff}, |
| {"mcsbw20ul2gpo", 0xfffffe00, SRFL_MORE, SROM9_2GPO_MCSBW20UL, 0xffff}, |
| {"", 0, 0, SROM9_2GPO_MCSBW20UL + 1, 0xffff}, |
| {"mcsbw402gpo", 0xfffffe00, SRFL_MORE, SROM9_2GPO_MCSBW40, 0xffff}, |
| {"", 0, 0, SROM9_2GPO_MCSBW40 + 1, 0xffff}, |
| {"mcsbw205glpo", 0xfffffe00, SRFL_MORE, SROM9_5GLPO_MCSBW20, 0xffff}, |
| {"", 0, 0, SROM9_5GLPO_MCSBW20 + 1, 0xffff}, |
| {"mcsbw20ul5glpo", 0xfffffe00, SRFL_MORE, SROM9_5GLPO_MCSBW20UL, |
| 0xffff}, |
| {"", 0, 0, SROM9_5GLPO_MCSBW20UL + 1, 0xffff}, |
| {"mcsbw405glpo", 0xfffffe00, SRFL_MORE, SROM9_5GLPO_MCSBW40, 0xffff}, |
| {"", 0, 0, SROM9_5GLPO_MCSBW40 + 1, 0xffff}, |
| {"mcsbw205gmpo", 0xfffffe00, SRFL_MORE, SROM9_5GMPO_MCSBW20, 0xffff}, |
| {"", 0, 0, SROM9_5GMPO_MCSBW20 + 1, 0xffff}, |
| {"mcsbw20ul5gmpo", 0xfffffe00, SRFL_MORE, SROM9_5GMPO_MCSBW20UL, |
| 0xffff}, |
| {"", 0, 0, SROM9_5GMPO_MCSBW20UL + 1, 0xffff}, |
| {"mcsbw405gmpo", 0xfffffe00, SRFL_MORE, SROM9_5GMPO_MCSBW40, 0xffff}, |
| {"", 0, 0, SROM9_5GMPO_MCSBW40 + 1, 0xffff}, |
| {"mcsbw205ghpo", 0xfffffe00, SRFL_MORE, SROM9_5GHPO_MCSBW20, 0xffff}, |
| {"", 0, 0, SROM9_5GHPO_MCSBW20 + 1, 0xffff}, |
| {"mcsbw20ul5ghpo", 0xfffffe00, SRFL_MORE, SROM9_5GHPO_MCSBW20UL, |
| 0xffff}, |
| {"", 0, 0, SROM9_5GHPO_MCSBW20UL + 1, 0xffff}, |
| {"mcsbw405ghpo", 0xfffffe00, SRFL_MORE, SROM9_5GHPO_MCSBW40, 0xffff}, |
| {"", 0, 0, SROM9_5GHPO_MCSBW40 + 1, 0xffff}, |
| {"mcs32po", 0xfffffe00, 0, SROM9_PO_MCS32, 0xffff}, |
| {"legofdm40duppo", 0xfffffe00, 0, SROM9_PO_LOFDM40DUP, 0xffff}, |
| |
| {NULL, 0, 0, 0, 0} |
| }; |
| |
| static const sromvar_t perpath_pci_sromvars[] = { |
| {"maxp2ga", 0x000000f0, 0, SROM4_2G_ITT_MAXP, 0x00ff}, |
| {"itt2ga", 0x000000f0, 0, SROM4_2G_ITT_MAXP, 0xff00}, |
| {"itt5ga", 0x000000f0, 0, SROM4_5G_ITT_MAXP, 0xff00}, |
| {"pa2gw0a", 0x000000f0, SRFL_PRHEX, SROM4_2G_PA, 0xffff}, |
| {"pa2gw1a", 0x000000f0, SRFL_PRHEX, SROM4_2G_PA + 1, 0xffff}, |
| {"pa2gw2a", 0x000000f0, SRFL_PRHEX, SROM4_2G_PA + 2, 0xffff}, |
| {"pa2gw3a", 0x000000f0, SRFL_PRHEX, SROM4_2G_PA + 3, 0xffff}, |
| {"maxp5ga", 0x000000f0, 0, SROM4_5G_ITT_MAXP, 0x00ff}, |
| {"maxp5gha", 0x000000f0, 0, SROM4_5GLH_MAXP, 0x00ff}, |
| {"maxp5gla", 0x000000f0, 0, SROM4_5GLH_MAXP, 0xff00}, |
| {"pa5gw0a", 0x000000f0, SRFL_PRHEX, SROM4_5G_PA, 0xffff}, |
| {"pa5gw1a", 0x000000f0, SRFL_PRHEX, SROM4_5G_PA + 1, 0xffff}, |
| {"pa5gw2a", 0x000000f0, SRFL_PRHEX, SROM4_5G_PA + 2, 0xffff}, |
| {"pa5gw3a", 0x000000f0, SRFL_PRHEX, SROM4_5G_PA + 3, 0xffff}, |
| {"pa5glw0a", 0x000000f0, SRFL_PRHEX, SROM4_5GL_PA, 0xffff}, |
| {"pa5glw1a", 0x000000f0, SRFL_PRHEX, SROM4_5GL_PA + 1, 0xffff}, |
| {"pa5glw2a", 0x000000f0, SRFL_PRHEX, SROM4_5GL_PA + 2, 0xffff}, |
| {"pa5glw3a", 0x000000f0, SRFL_PRHEX, SROM4_5GL_PA + 3, 0xffff}, |
| {"pa5ghw0a", 0x000000f0, SRFL_PRHEX, SROM4_5GH_PA, 0xffff}, |
| {"pa5ghw1a", 0x000000f0, SRFL_PRHEX, SROM4_5GH_PA + 1, 0xffff}, |
| {"pa5ghw2a", 0x000000f0, SRFL_PRHEX, SROM4_5GH_PA + 2, 0xffff}, |
| {"pa5ghw3a", 0x000000f0, SRFL_PRHEX, SROM4_5GH_PA + 3, 0xffff}, |
| {"maxp2ga", 0xffffff00, 0, SROM8_2G_ITT_MAXP, 0x00ff}, |
| {"itt2ga", 0xffffff00, 0, SROM8_2G_ITT_MAXP, 0xff00}, |
| {"itt5ga", 0xffffff00, 0, SROM8_5G_ITT_MAXP, 0xff00}, |
| {"pa2gw0a", 0xffffff00, SRFL_PRHEX, SROM8_2G_PA, 0xffff}, |
| {"pa2gw1a", 0xffffff00, SRFL_PRHEX, SROM8_2G_PA + 1, 0xffff}, |
| {"pa2gw2a", 0xffffff00, SRFL_PRHEX, SROM8_2G_PA + 2, 0xffff}, |
| {"maxp5ga", 0xffffff00, 0, SROM8_5G_ITT_MAXP, 0x00ff}, |
| {"maxp5gha", 0xffffff00, 0, SROM8_5GLH_MAXP, 0x00ff}, |
| {"maxp5gla", 0xffffff00, 0, SROM8_5GLH_MAXP, 0xff00}, |
| {"pa5gw0a", 0xffffff00, SRFL_PRHEX, SROM8_5G_PA, 0xffff}, |
| {"pa5gw1a", 0xffffff00, SRFL_PRHEX, SROM8_5G_PA + 1, 0xffff}, |
| {"pa5gw2a", 0xffffff00, SRFL_PRHEX, SROM8_5G_PA + 2, 0xffff}, |
| {"pa5glw0a", 0xffffff00, SRFL_PRHEX, SROM8_5GL_PA, 0xffff}, |
| {"pa5glw1a", 0xffffff00, SRFL_PRHEX, SROM8_5GL_PA + 1, 0xffff}, |
| {"pa5glw2a", 0xffffff00, SRFL_PRHEX, SROM8_5GL_PA + 2, 0xffff}, |
| {"pa5ghw0a", 0xffffff00, SRFL_PRHEX, SROM8_5GH_PA, 0xffff}, |
| {"pa5ghw1a", 0xffffff00, SRFL_PRHEX, SROM8_5GH_PA + 1, 0xffff}, |
| {"pa5ghw2a", 0xffffff00, SRFL_PRHEX, SROM8_5GH_PA + 2, 0xffff}, |
| {NULL, 0, 0, 0, 0} |
| }; |
| |
| #if !(defined(PHY_TYPE_N) && defined(PHY_TYPE_LP)) |
| #define PHY_TYPE_N 4 /* N-Phy value */ |
| #define PHY_TYPE_LP 5 /* LP-Phy value */ |
| #endif /* !(defined(PHY_TYPE_N) && defined(PHY_TYPE_LP)) */ |
| #if !defined(PHY_TYPE_NULL) |
| #define PHY_TYPE_NULL 0xf /* Invalid Phy value */ |
| #endif /* !defined(PHY_TYPE_NULL) */ |
| |
| typedef struct { |
| u16 phy_type; |
| u16 bandrange; |
| u16 chain; |
| const char *vars; |
| } pavars_t; |
| |
| static const pavars_t pavars[] = { |
| /* NPHY */ |
| {PHY_TYPE_N, WL_CHAN_FREQ_RANGE_2G, 0, "pa2gw0a0 pa2gw1a0 pa2gw2a0"}, |
| {PHY_TYPE_N, WL_CHAN_FREQ_RANGE_2G, 1, "pa2gw0a1 pa2gw1a1 pa2gw2a1"}, |
| {PHY_TYPE_N, WL_CHAN_FREQ_RANGE_5GL, 0, |
| "pa5glw0a0 pa5glw1a0 pa5glw2a0"}, |
| {PHY_TYPE_N, WL_CHAN_FREQ_RANGE_5GL, 1, |
| "pa5glw0a1 pa5glw1a1 pa5glw2a1"}, |
| {PHY_TYPE_N, WL_CHAN_FREQ_RANGE_5GM, 0, "pa5gw0a0 pa5gw1a0 pa5gw2a0"}, |
| {PHY_TYPE_N, WL_CHAN_FREQ_RANGE_5GM, 1, "pa5gw0a1 pa5gw1a1 pa5gw2a1"}, |
| {PHY_TYPE_N, WL_CHAN_FREQ_RANGE_5GH, 0, |
| "pa5ghw0a0 pa5ghw1a0 pa5ghw2a0"}, |
| {PHY_TYPE_N, WL_CHAN_FREQ_RANGE_5GH, 1, |
| "pa5ghw0a1 pa5ghw1a1 pa5ghw2a1"}, |
| /* LPPHY */ |
| {PHY_TYPE_LP, WL_CHAN_FREQ_RANGE_2G, 0, "pa0b0 pa0b1 pa0b2"}, |
| {PHY_TYPE_LP, WL_CHAN_FREQ_RANGE_5GL, 0, "pa1lob0 pa1lob1 pa1lob2"}, |
| {PHY_TYPE_LP, WL_CHAN_FREQ_RANGE_5GM, 0, "pa1b0 pa1b1 pa1b2"}, |
| {PHY_TYPE_LP, WL_CHAN_FREQ_RANGE_5GH, 0, "pa1hib0 pa1hib1 pa1hib2"}, |
| {PHY_TYPE_NULL, 0, 0, ""} |
| }; |
| |
| typedef struct { |
| u16 phy_type; |
| u16 bandrange; |
| const char *vars; |
| } povars_t; |
| |
| static const povars_t povars[] = { |
| /* NPHY */ |
| {PHY_TYPE_N, WL_CHAN_FREQ_RANGE_2G, |
| "mcs2gpo0 mcs2gpo1 mcs2gpo2 mcs2gpo3 " |
| "mcs2gpo4 mcs2gpo5 mcs2gpo6 mcs2gpo7"}, |
| {PHY_TYPE_N, WL_CHAN_FREQ_RANGE_5GL, |
| "mcs5glpo0 mcs5glpo1 mcs5glpo2 mcs5glpo3 " |
| "mcs5glpo4 mcs5glpo5 mcs5glpo6 mcs5glpo7"}, |
| {PHY_TYPE_N, WL_CHAN_FREQ_RANGE_5GM, |
| "mcs5gpo0 mcs5gpo1 mcs5gpo2 mcs5gpo3 " |
| "mcs5gpo4 mcs5gpo5 mcs5gpo6 mcs5gpo7"}, |
| {PHY_TYPE_N, WL_CHAN_FREQ_RANGE_5GH, |
| "mcs5ghpo0 mcs5ghpo1 mcs5ghpo2 mcs5ghpo3 " |
| "mcs5ghpo4 mcs5ghpo5 mcs5ghpo6 mcs5ghpo7"}, |
| {PHY_TYPE_NULL, 0, ""} |
| }; |
| |
| typedef struct { |
| u8 tag; /* Broadcom subtag name */ |
| u8 len; /* Length field of the tuple, note that it includes the |
| * subtag name (1 byte): 1 + tuple content length |
| */ |
| const char *params; |
| } cis_tuple_t; |
| |
| #define OTP_RAW (0xff - 1) /* Reserved tuple number for wrvar Raw input */ |
| #define OTP_VERS_1 (0xff - 2) /* CISTPL_VERS_1 */ |
| #define OTP_MANFID (0xff - 3) /* CISTPL_MANFID */ |
| #define OTP_RAW1 (0xff - 4) /* Like RAW, but comes first */ |
| |
| static const cis_tuple_t cis_hnbuvars[] = { |
| {OTP_RAW1, 0, ""}, /* special case */ |
| {OTP_VERS_1, 0, "smanf sproductname"}, /* special case (non BRCM tuple) */ |
| {OTP_MANFID, 4, "2manfid 2prodid"}, /* special case (non BRCM tuple) */ |
| {HNBU_SROMREV, 2, "1sromrev"}, |
| /* NOTE: subdevid is also written to boardtype. |
| * Need to write HNBU_BOARDTYPE to change it if it is different. |
| */ |
| {HNBU_CHIPID, 11, "2vendid 2devid 2chiprev 2subvendid 2subdevid"}, |
| {HNBU_BOARDREV, 3, "2boardrev"}, |
| {HNBU_PAPARMS, 10, "2pa0b0 2pa0b1 2pa0b2 1pa0itssit 1pa0maxpwr 1opo"}, |
| {HNBU_AA, 3, "1aa2g 1aa5g"}, |
| {HNBU_AA, 3, "1aa0 1aa1"}, /* backward compatibility */ |
| {HNBU_AG, 5, "1ag0 1ag1 1ag2 1ag3"}, |
| {HNBU_BOARDFLAGS, 9, "4boardflags 4boardflags2"}, |
| {HNBU_LEDS, 5, "1ledbh0 1ledbh1 1ledbh2 1ledbh3"}, |
| {HNBU_CCODE, 4, "2ccode 1cctl"}, |
| {HNBU_CCKPO, 3, "2cckpo"}, |
| {HNBU_OFDMPO, 5, "4ofdmpo"}, |
| {HNBU_RDLID, 3, "2rdlid"}, |
| {HNBU_RSSISMBXA2G, 3, "0rssismf2g 0rssismc2g 0rssisav2g 0bxa2g"}, /* special case */ |
| {HNBU_RSSISMBXA5G, 3, "0rssismf5g 0rssismc5g 0rssisav5g 0bxa5g"}, /* special case */ |
| {HNBU_XTALFREQ, 5, "4xtalfreq"}, |
| {HNBU_TRI2G, 2, "1tri2g"}, |
| {HNBU_TRI5G, 4, "1tri5gl 1tri5g 1tri5gh"}, |
| {HNBU_RXPO2G, 2, "1rxpo2g"}, |
| {HNBU_RXPO5G, 2, "1rxpo5g"}, |
| {HNBU_BOARDNUM, 3, "2boardnum"}, |
| {HNBU_MACADDR, 7, "6macaddr"}, /* special case */ |
| {HNBU_RDLSN, 3, "2rdlsn"}, |
| {HNBU_BOARDTYPE, 3, "2boardtype"}, |
| {HNBU_LEDDC, 3, "2leddc"}, |
| {HNBU_RDLRNDIS, 2, "1rdlndis"}, |
| {HNBU_CHAINSWITCH, 5, "1txchain 1rxchain 2antswitch"}, |
| {HNBU_REGREV, 2, "1regrev"}, |
| {HNBU_FEM, 5, "0antswctl2g, 0triso2g, 0pdetrange2g, 0extpagain2g, 0tssipos2g" "0antswctl5g, 0triso5g, 0pdetrange5g, 0extpagain5g, 0tssipos5g"}, /* special case */ |
| {HNBU_PAPARMS_C0, 31, "1maxp2ga0 1itt2ga0 2pa2gw0a0 2pa2gw1a0 " |
| "2pa2gw2a0 1maxp5ga0 1itt5ga0 1maxp5gha0 1maxp5gla0 2pa5gw0a0 " |
| "2pa5gw1a0 2pa5gw2a0 2pa5glw0a0 2pa5glw1a0 2pa5glw2a0 2pa5ghw0a0 " |
| "2pa5ghw1a0 2pa5ghw2a0"}, |
| {HNBU_PAPARMS_C1, 31, "1maxp2ga1 1itt2ga1 2pa2gw0a1 2pa2gw1a1 " |
| "2pa2gw2a1 1maxp5ga1 1itt5ga1 1maxp5gha1 1maxp5gla1 2pa5gw0a1 " |
| "2pa5gw1a1 2pa5gw2a1 2pa5glw0a1 2pa5glw1a1 2pa5glw2a1 2pa5ghw0a1 " |
| "2pa5ghw1a1 2pa5ghw2a1"}, |
| {HNBU_PO_CCKOFDM, 19, "2cck2gpo 4ofdm2gpo 4ofdm5gpo 4ofdm5glpo " |
| "4ofdm5ghpo"}, |
| {HNBU_PO_MCS2G, 17, "2mcs2gpo0 2mcs2gpo1 2mcs2gpo2 2mcs2gpo3 " |
| "2mcs2gpo4 2mcs2gpo5 2mcs2gpo6 2mcs2gpo7"}, |
| {HNBU_PO_MCS5GM, 17, "2mcs5gpo0 2mcs5gpo1 2mcs5gpo2 2mcs5gpo3 " |
| "2mcs5gpo4 2mcs5gpo5 2mcs5gpo6 2mcs5gpo7"}, |
| {HNBU_PO_MCS5GLH, 33, "2mcs5glpo0 2mcs5glpo1 2mcs5glpo2 2mcs5glpo3 " |
| "2mcs5glpo4 2mcs5glpo5 2mcs5glpo6 2mcs5glpo7 " |
| "2mcs5ghpo0 2mcs5ghpo1 2mcs5ghpo2 2mcs5ghpo3 " |
| "2mcs5ghpo4 2mcs5ghpo5 2mcs5ghpo6 2mcs5ghpo7"}, |
| {HNBU_CCKFILTTYPE, 2, "1cckdigfilttype"}, |
| {HNBU_PO_CDD, 3, "2cddpo"}, |
| {HNBU_PO_STBC, 3, "2stbcpo"}, |
| {HNBU_PO_40M, 3, "2bw40po"}, |
| {HNBU_PO_40MDUP, 3, "2bwduppo"}, |
| {HNBU_RDLRWU, 2, "1rdlrwu"}, |
| {HNBU_WPS, 3, "1wpsgpio 1wpsled"}, |
| {HNBU_USBFS, 2, "1usbfs"}, |
| {HNBU_CUSTOM1, 5, "4customvar1"}, |
| {OTP_RAW, 0, ""}, /* special case */ |
| {HNBU_OFDMPO5G, 13, "4ofdm5gpo 4ofdm5glpo 4ofdm5ghpo"}, |
| {HNBU_USBEPNUM, 3, "2usbepnum"}, |
| {0xFF, 0, ""} |
| }; |
| |
| #endif /* _bcmsrom_tbl_h_ */ |
