| /* |
| * Copyright (C) 2011-2014 Freescale Semiconductor, Inc. All Rights Reserved. |
| * |
| * SPDX-License-Identifier: GPL-2.0+ |
| */ |
| |
| #ifndef __ASM_ARCH_MX6_IMX_REGS_H__ |
| #define __ASM_ARCH_MX6_IMX_REGS_H__ |
| |
| #define ARCH_MXC |
| |
| #define CONFIG_SYS_CACHELINE_SIZE 32 |
| |
| #define ROMCP_ARB_BASE_ADDR 0x00000000 |
| #define ROMCP_ARB_END_ADDR 0x000FFFFF |
| |
| #ifdef CONFIG_MX6SL |
| #define GPU_2D_ARB_BASE_ADDR 0x02200000 |
| #define GPU_2D_ARB_END_ADDR 0x02203FFF |
| #define OPENVG_ARB_BASE_ADDR 0x02204000 |
| #define OPENVG_ARB_END_ADDR 0x02207FFF |
| |
| #elif CONFIG_MX6SX |
| #define CAAM_ARB_BASE_ADDR 0x00100000 |
| #define CAAM_ARB_END_ADDR 0x00107FFF |
| #define GPU_ARB_BASE_ADDR 0x01800000 |
| #define GPU_ARB_END_ADDR 0x01803FFF |
| #define APBH_DMA_ARB_BASE_ADDR 0x01804000 |
| #define APBH_DMA_ARB_END_ADDR 0x0180BFFF |
| #define M4_BOOTROM_BASE_ADDR 0x007F8000 |
| |
| #define MXS_APBH_BASE APBH_DMA_ARB_BASE_ADDR |
| #define MXS_GPMI_BASE (APBH_DMA_ARB_BASE_ADDR + 0x02000) |
| #define MXS_BCH_BASE (APBH_DMA_ARB_BASE_ADDR + 0x04000) |
| |
| #else |
| #define CAAM_ARB_BASE_ADDR 0x00100000 |
| #define CAAM_ARB_END_ADDR 0x00103FFF |
| #define APBH_DMA_ARB_BASE_ADDR 0x00110000 |
| #define APBH_DMA_ARB_END_ADDR 0x00117FFF |
| #define HDMI_ARB_BASE_ADDR 0x00120000 |
| #define HDMI_ARB_END_ADDR 0x00128FFF |
| #define GPU_3D_ARB_BASE_ADDR 0x00130000 |
| #define GPU_3D_ARB_END_ADDR 0x00133FFF |
| #define GPU_2D_ARB_BASE_ADDR 0x00134000 |
| #define GPU_2D_ARB_END_ADDR 0x00137FFF |
| #define DTCP_ARB_BASE_ADDR 0x00138000 |
| #define DTCP_ARB_END_ADDR 0x0013BFFF |
| |
| #define MXS_APBH_BASE APBH_DMA_ARB_BASE_ADDR |
| #define MXS_GPMI_BASE (APBH_DMA_ARB_BASE_ADDR + 0x02000) |
| #define MXS_BCH_BASE (APBH_DMA_ARB_BASE_ADDR + 0x04000) |
| |
| #endif /* CONFIG_MX6SL */ |
| |
| /* GPV - PL301 configuration ports */ |
| #if (defined(CONFIG_MX6SL) || defined(CONFIG_MX6SX)) |
| #define GPV2_BASE_ADDR 0x00D00000 |
| #else |
| #define GPV2_BASE_ADDR 0x00200000 |
| #endif |
| |
| #ifdef CONFIG_MX6SX |
| #define GPV3_BASE_ADDR 0x00E00000 |
| #define GPV4_BASE_ADDR 0x00F00000 |
| #define GPV5_BASE_ADDR 0x01000000 |
| #define GPV6_BASE_ADDR 0x01100000 |
| #define PCIE_ARB_BASE_ADDR 0x08000000 |
| #define PCIE_ARB_END_ADDR 0x08FFFFFF |
| |
| #else |
| #define GPV3_BASE_ADDR 0x00300000 |
| #define GPV4_BASE_ADDR 0x00800000 |
| #define PCIE_ARB_BASE_ADDR 0x01000000 |
| #define PCIE_ARB_END_ADDR 0x01FFFFFF |
| #endif |
| |
| #define IRAM_BASE_ADDR 0x00900000 |
| #define SCU_BASE_ADDR 0x00A00000 |
| #define IC_INTERFACES_BASE_ADDR 0x00A00100 |
| #define GLOBAL_TIMER_BASE_ADDR 0x00A00200 |
| #define PRIVATE_TIMERS_WD_BASE_ADDR 0x00A00600 |
| #define IC_DISTRIBUTOR_BASE_ADDR 0x00A01000 |
| #define L2_PL310_BASE 0x00A02000 |
| #define GPV0_BASE_ADDR 0x00B00000 |
| #define GPV1_BASE_ADDR 0x00C00000 |
| |
| #define AIPS1_ARB_BASE_ADDR 0x02000000 |
| #define AIPS1_ARB_END_ADDR 0x020FFFFF |
| #define AIPS2_ARB_BASE_ADDR 0x02100000 |
| #define AIPS2_ARB_END_ADDR 0x021FFFFF |
| #ifdef CONFIG_MX6SX |
| #define AIPS3_ARB_BASE_ADDR 0x02200000 |
| #define AIPS3_ARB_END_ADDR 0x022FFFFF |
| #define WEIM_ARB_BASE_ADDR 0x50000000 |
| #define WEIM_ARB_END_ADDR 0x57FFFFFF |
| #define QSPI1_ARB_BASE_ADDR 0x60000000 |
| #define QSPI1_ARB_END_ADDR 0x6FFFFFFF |
| #define QSPI2_ARB_BASE_ADDR 0x70000000 |
| #define QSPI2_ARB_END_ADDR 0x7FFFFFFF |
| #else |
| #define SATA_ARB_BASE_ADDR 0x02200000 |
| #define SATA_ARB_END_ADDR 0x02203FFF |
| #define OPENVG_ARB_BASE_ADDR 0x02204000 |
| #define OPENVG_ARB_END_ADDR 0x02207FFF |
| #define HSI_ARB_BASE_ADDR 0x02208000 |
| #define HSI_ARB_END_ADDR 0x0220BFFF |
| #define IPU1_ARB_BASE_ADDR 0x02400000 |
| #define IPU1_ARB_END_ADDR 0x027FFFFF |
| #define IPU2_ARB_BASE_ADDR 0x02800000 |
| #define IPU2_ARB_END_ADDR 0x02BFFFFF |
| #define WEIM_ARB_BASE_ADDR 0x08000000 |
| #define WEIM_ARB_END_ADDR 0x0FFFFFFF |
| #endif |
| |
| #if (defined(CONFIG_MX6SL) || defined(CONFIG_MX6SX)) |
| #define MMDC0_ARB_BASE_ADDR 0x80000000 |
| #define MMDC0_ARB_END_ADDR 0xFFFFFFFF |
| #define MMDC1_ARB_BASE_ADDR 0xC0000000 |
| #define MMDC1_ARB_END_ADDR 0xFFFFFFFF |
| #else |
| #define MMDC0_ARB_BASE_ADDR 0x10000000 |
| #define MMDC0_ARB_END_ADDR 0x7FFFFFFF |
| #define MMDC1_ARB_BASE_ADDR 0x80000000 |
| #define MMDC1_ARB_END_ADDR 0xFFFFFFFF |
| #endif |
| |
| #ifndef CONFIG_MX6SX |
| #define IPU_SOC_BASE_ADDR IPU1_ARB_BASE_ADDR |
| #define IPU_SOC_OFFSET 0x00200000 |
| #endif |
| |
| /* Defines for Blocks connected via AIPS (SkyBlue) */ |
| #define ATZ1_BASE_ADDR AIPS1_ARB_BASE_ADDR |
| #define ATZ2_BASE_ADDR AIPS2_ARB_BASE_ADDR |
| #define AIPS1_BASE_ADDR AIPS1_ON_BASE_ADDR |
| #define AIPS2_BASE_ADDR AIPS2_ON_BASE_ADDR |
| |
| #define SPDIF_BASE_ADDR (ATZ1_BASE_ADDR + 0x04000) |
| #define ECSPI1_BASE_ADDR (ATZ1_BASE_ADDR + 0x08000) |
| #define ECSPI2_BASE_ADDR (ATZ1_BASE_ADDR + 0x0C000) |
| #define ECSPI3_BASE_ADDR (ATZ1_BASE_ADDR + 0x10000) |
| #define ECSPI4_BASE_ADDR (ATZ1_BASE_ADDR + 0x14000) |
| #ifdef CONFIG_MX6SL |
| #define UART5_IPS_BASE_ADDR (ATZ1_BASE_ADDR + 0x18000) |
| #define UART1_IPS_BASE_ADDR (ATZ1_BASE_ADDR + 0x20000) |
| #define UART2_IPS_BASE_ADDR (ATZ1_BASE_ADDR + 0x24000) |
| #define SSI1_IPS_BASE_ADDR (ATZ1_BASE_ADDR + 0x28000) |
| #define SSI2_IPS_BASE_ADDR (ATZ1_BASE_ADDR + 0x2C000) |
| #define SSI3_IPS_BASE_ADDR (ATZ1_BASE_ADDR + 0x30000) |
| #define UART3_IPS_BASE_ADDR (ATZ1_BASE_ADDR + 0x34000) |
| #define UART4_IPS_BASE_ADDR (ATZ1_BASE_ADDR + 0x38000) |
| #else |
| |
| #ifndef CONFIG_MX6SX |
| #define ECSPI5_BASE_ADDR (ATZ1_BASE_ADDR + 0x18000) |
| #endif |
| |
| #define UART1_BASE (ATZ1_BASE_ADDR + 0x20000) |
| #define ESAI1_BASE_ADDR (ATZ1_BASE_ADDR + 0x24000) |
| #define SSI1_BASE_ADDR (ATZ1_BASE_ADDR + 0x28000) |
| #define SSI2_BASE_ADDR (ATZ1_BASE_ADDR + 0x2C000) |
| #define SSI3_BASE_ADDR (ATZ1_BASE_ADDR + 0x30000) |
| #define ASRC_BASE_ADDR (ATZ1_BASE_ADDR + 0x34000) |
| #endif |
| |
| #ifndef CONFIG_MX6SX |
| #define SPBA_BASE_ADDR (ATZ1_BASE_ADDR + 0x3C000) |
| #define VPU_BASE_ADDR (ATZ1_BASE_ADDR + 0x40000) |
| #endif |
| #define AIPS1_ON_BASE_ADDR (ATZ1_BASE_ADDR + 0x7C000) |
| |
| #define AIPS1_OFF_BASE_ADDR (ATZ1_BASE_ADDR + 0x80000) |
| #define PWM1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x0000) |
| #define PWM2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x4000) |
| #define PWM3_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x8000) |
| #define PWM4_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0xC000) |
| #define CAN1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x10000) |
| #define CAN2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x14000) |
| #define GPT1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x18000) |
| #define GPIO1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x1C000) |
| #define GPIO2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x20000) |
| #define GPIO3_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x24000) |
| #define GPIO4_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x28000) |
| #define GPIO5_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x2C000) |
| #define GPIO6_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x30000) |
| #define GPIO7_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x34000) |
| #define KPP_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x38000) |
| #define WDOG1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x3C000) |
| #define WDOG2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x40000) |
| #define ANATOP_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x48000) |
| #define USB_PHY0_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x49000) |
| #define USB_PHY1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x4a000) |
| #define CCM_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x44000) |
| #define SNVS_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x4C000) |
| #define EPIT1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x50000) |
| #define EPIT2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x54000) |
| #define SRC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x58000) |
| #define GPC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x5C000) |
| #define IOMUXC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x60000) |
| #define IOMUXC_GPR_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x64000) |
| #ifdef CONFIG_MX6SL |
| #define CSI_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x64000) |
| #define SIPIX_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x68000) |
| #define SDMA_PORT_HOST_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x6C000) |
| |
| #elif CONFIG_MX6SX |
| #define CANFD1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x68000) |
| #define SDMA_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x6C000) |
| #define CANFD2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x70000) |
| #define SEMAPHORE1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x74000) |
| #define SEMAPHORE2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x78000) |
| #define RDC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x7C000) |
| |
| #else |
| #define DCIC1_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x64000) |
| #define DCIC2_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x68000) |
| #define DMA_REQ_PORT_HOST_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x6C000) |
| #endif |
| #define EPDC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x74000) |
| |
| #define AIPS2_ON_BASE_ADDR (ATZ2_BASE_ADDR + 0x7C000) |
| #define AIPS2_OFF_BASE_ADDR (ATZ2_BASE_ADDR + 0x80000) |
| #define CAAM_BASE_ADDR (ATZ2_BASE_ADDR) |
| #define ARM_BASE_ADDR (ATZ2_BASE_ADDR + 0x40000) |
| #define USB_PL301_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x0000) |
| #define USB_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x4000) |
| |
| #define ENET_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x8000) |
| #ifdef CONFIG_MX6SL |
| #define MSHC_IPS_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0xC000) |
| #else |
| #define MLB_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0xC000) |
| #endif |
| |
| #define USDHC1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x10000) |
| #define USDHC2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x14000) |
| #define USDHC3_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x18000) |
| #define USDHC4_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x1C000) |
| #define I2C1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x20000) |
| #define I2C2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x24000) |
| #define I2C3_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x28000) |
| #define I2C4_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x78000) |
| #define ROMCP_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x2C000) |
| #define MMDC_P0_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x30000) |
| #ifdef CONFIG_MX6SL |
| #define RNGB_IPS_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x34000) |
| |
| #elif CONFIG_MX6SX |
| #define ENET2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x34000) |
| #else |
| #define MMDC_P1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x34000) |
| #endif |
| |
| #define WEIM_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x38000) |
| #define OCOTP_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x3C000) |
| #define CSU_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x40000) |
| #define IP2APB_PERFMON1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x44000) |
| #define IP2APB_PERFMON2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x48000) |
| #ifdef CONFIG_MX6SX |
| #define DEBUG_MONITOR_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x4C000) |
| #else |
| #define IP2APB_PERFMON3_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x4C000) |
| #endif |
| #define IP2APB_TZASC1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x50000) |
| #ifdef CONFIG_MX6SX |
| #define SAI1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x54000) |
| #else |
| #define IP2APB_TZASC2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x54000) |
| #endif |
| #define AUDMUX_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x58000) |
| #ifdef CONFIG_MX6SX |
| #define SAI2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x5C000) |
| #define QSPI1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x60000) |
| #define QSPI2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x64000) |
| #else |
| #define MIPI_CSI2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x5C000) |
| #define MIPI_DSI_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x60000) |
| #define VDOA_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x64000) |
| #endif |
| #define UART2_BASE (AIPS2_OFF_BASE_ADDR + 0x68000) |
| #define UART3_BASE (AIPS2_OFF_BASE_ADDR + 0x6C000) |
| #define UART4_BASE (AIPS2_OFF_BASE_ADDR + 0x70000) |
| #define UART5_BASE (AIPS2_OFF_BASE_ADDR + 0x74000) |
| #ifdef CONFIG_MX6SX |
| #define I2C4_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x78000) |
| #define QOSC_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x7C000) |
| #else |
| #define IP2APB_USBPHY1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x78000) |
| #define IP2APB_USBPHY2_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x7C000) |
| #endif |
| |
| #define OTG_BASE_ADDR USB_BASE_ADDR |
| |
| #ifdef CONFIG_MX6SX |
| #define GIS_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x04000) |
| #define DCIC1_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x0C000) |
| #define DCIC2_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x10000) |
| #define CSI1_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x14000) |
| #define PXP_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x18000) |
| #define CSI2_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x1C000) |
| #define LCDIF1_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x20000) |
| #define LCDIF2_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x24000) |
| #define VADC_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x28000) |
| #define VDEC_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x2C000) |
| #define SPBA_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x3C000) |
| #define AIPS3_CONFIG_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x7C000) |
| #define ADC1_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x80000) |
| #define ADC2_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x84000) |
| #define WDOG3_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x88000) |
| #define ECSPI5_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x8C000) |
| #define HS_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x90000) |
| #define MU_MCU_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x94000) |
| #define CANFD_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x98000) |
| #define MU_DSP_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0x9C000) |
| #define UART6_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0xA0000) |
| #define PWM5_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0xA4000) |
| #define PWM6_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0xA8000) |
| #define PWM7_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0xAC000) |
| #define PWM8_BASE_ADDR (AIPS3_ARB_BASE_ADDR + 0xB0000) |
| #endif |
| |
| #define CHIP_REV_1_0 0x10 |
| #define CHIP_REV_1_1 0x11 |
| #define CHIP_REV_1_2 0x12 |
| #define CHIP_REV_1_3 0x13 |
| #define CHIP_REV_1_4 0x14 |
| #define CHIP_REV_1_5 0x15 |
| #ifndef CONFIG_MX6SX |
| #define IRAM_SIZE 0x00040000 |
| #else |
| #define IRAM_SIZE 0x00020000 |
| #endif |
| #define FEC_QUIRK_ENET_MAC |
| #define SNVS_LPGPR 0x68 |
| |
| #if !(defined(__KERNEL_STRICT_NAMES) || defined(__ASSEMBLY__)) |
| #include <asm/types.h> |
| |
| extern void imx_get_mac_from_fuse(int dev_id, unsigned char *mac); |
| |
| /* System Reset Controller (SRC) */ |
| struct src { |
| u32 scr; |
| u32 sbmr1; |
| u32 srsr; |
| u32 reserved1[2]; |
| u32 sisr; |
| u32 simr; |
| u32 sbmr2; |
| u32 gpr1; |
| u32 gpr2; |
| u32 gpr3; |
| u32 gpr4; |
| u32 gpr5; |
| u32 gpr6; |
| u32 gpr7; |
| u32 gpr8; |
| u32 gpr9; |
| u32 gpr10; |
| }; |
| |
| /* GPR1 bitfields */ |
| #define IOMUXC_GPR1_ENET_CLK_SEL_OFFSET 21 |
| #define IOMUXC_GPR1_ENET_CLK_SEL_MASK (1 << IOMUXC_GPR1_ENET_CLK_SEL_OFFSET) |
| |
| /* GPR3 bitfields */ |
| #define IOMUXC_GPR3_GPU_DBG_OFFSET 29 |
| #define IOMUXC_GPR3_GPU_DBG_MASK (3<<IOMUXC_GPR3_GPU_DBG_OFFSET) |
| #define IOMUXC_GPR3_BCH_WR_CACHE_CTL_OFFSET 28 |
| #define IOMUXC_GPR3_BCH_WR_CACHE_CTL_MASK (1<<IOMUXC_GPR3_BCH_WR_CACHE_CTL_OFFSET) |
| #define IOMUXC_GPR3_BCH_RD_CACHE_CTL_OFFSET 27 |
| #define IOMUXC_GPR3_BCH_RD_CACHE_CTL_MASK (1<<IOMUXC_GPR3_BCH_RD_CACHE_CTL_OFFSET) |
| #define IOMUXC_GPR3_uSDHCx_WR_CACHE_CTL_OFFSET 26 |
| #define IOMUXC_GPR3_uSDHCx_WR_CACHE_CTL_MASK (1<<IOMUXC_GPR3_uSDHCx_WR_CACHE_CTL_OFFSET) |
| #define IOMUXC_GPR3_uSDHCx_RD_CACHE_CTL_OFFSET 25 |
| #define IOMUXC_GPR3_uSDHCx_RD_CACHE_CTL_MASK (1<<IOMUXC_GPR3_uSDHCx_RD_CACHE_CTL_OFFSET) |
| #define IOMUXC_GPR3_OCRAM_CTL_OFFSET 21 |
| #define IOMUXC_GPR3_OCRAM_CTL_MASK (0xf<<IOMUXC_GPR3_OCRAM_CTL_OFFSET) |
| #define IOMUXC_GPR3_OCRAM_STATUS_OFFSET 17 |
| #define IOMUXC_GPR3_OCRAM_STATUS_MASK (0xf<<IOMUXC_GPR3_OCRAM_STATUS_OFFSET) |
| #define IOMUXC_GPR3_CORE3_DBG_ACK_EN_OFFSET 16 |
| #define IOMUXC_GPR3_CORE3_DBG_ACK_EN_MASK (1<<IOMUXC_GPR3_CORE3_DBG_ACK_EN_OFFSET) |
| #define IOMUXC_GPR3_CORE2_DBG_ACK_EN_OFFSET 15 |
| #define IOMUXC_GPR3_CORE2_DBG_ACK_EN_MASK (1<<IOMUXC_GPR3_CORE2_DBG_ACK_EN_OFFSET) |
| #define IOMUXC_GPR3_CORE1_DBG_ACK_EN_OFFSET 14 |
| #define IOMUXC_GPR3_CORE1_DBG_ACK_EN_MASK (1<<IOMUXC_GPR3_CORE1_DBG_ACK_EN_OFFSET) |
| #define IOMUXC_GPR3_CORE0_DBG_ACK_EN_OFFSET 13 |
| #define IOMUXC_GPR3_CORE0_DBG_ACK_EN_MASK (1<<IOMUXC_GPR3_CORE0_DBG_ACK_EN_OFFSET) |
| #define IOMUXC_GPR3_TZASC2_BOOT_LOCK_OFFSET 12 |
| #define IOMUXC_GPR3_TZASC2_BOOT_LOCK_MASK (1<<IOMUXC_GPR3_TZASC2_BOOT_LOCK_OFFSET) |
| #define IOMUXC_GPR3_TZASC1_BOOT_LOCK_OFFSET 11 |
| #define IOMUXC_GPR3_TZASC1_BOOT_LOCK_MASK (1<<IOMUXC_GPR3_TZASC1_BOOT_LOCK_OFFSET) |
| #define IOMUXC_GPR3_IPU_DIAG_OFFSET 10 |
| #define IOMUXC_GPR3_IPU_DIAG_MASK (1<<IOMUXC_GPR3_IPU_DIAG_OFFSET) |
| |
| #define IOMUXC_GPR3_MUX_SRC_IPU1_DI0 0 |
| #define IOMUXC_GPR3_MUX_SRC_IPU1_DI1 1 |
| #define IOMUXC_GPR3_MUX_SRC_IPU2_DI0 2 |
| #define IOMUXC_GPR3_MUX_SRC_IPU2_DI1 3 |
| |
| #define IOMUXC_GPR3_LVDS1_MUX_CTL_OFFSET 8 |
| #define IOMUXC_GPR3_LVDS1_MUX_CTL_MASK (3<<IOMUXC_GPR3_LVDS1_MUX_CTL_OFFSET) |
| |
| #define IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET 6 |
| #define IOMUXC_GPR3_LVDS0_MUX_CTL_MASK (3<<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET) |
| |
| #define IOMUXC_GPR3_MIPI_MUX_CTL_OFFSET 4 |
| #define IOMUXC_GPR3_MIPI_MUX_CTL_MASK (3<<IOMUXC_GPR3_MIPI_MUX_CTL_OFFSET) |
| |
| #define IOMUXC_GPR3_HDMI_MUX_CTL_OFFSET 2 |
| #define IOMUXC_GPR3_HDMI_MUX_CTL_MASK (3<<IOMUXC_GPR3_HDMI_MUX_CTL_OFFSET) |
| |
| |
| struct iomuxc { |
| u32 gpr[14]; |
| u32 omux[5]; |
| /* mux and pad registers */ |
| }; |
| |
| #define IOMUXC_GPR2_COUNTER_RESET_VAL_OFFSET 20 |
| #define IOMUXC_GPR2_COUNTER_RESET_VAL_MASK (3<<IOMUXC_GPR2_COUNTER_RESET_VAL_OFFSET) |
| #define IOMUXC_GPR2_LVDS_CLK_SHIFT_OFFSET 16 |
| #define IOMUXC_GPR2_LVDS_CLK_SHIFT_MASK (7<<IOMUXC_GPR2_LVDS_CLK_SHIFT_OFFSET) |
| |
| #define IOMUXC_GPR2_BGREF_RRMODE_OFFSET 15 |
| #define IOMUXC_GPR2_BGREF_RRMODE_MASK (1<<IOMUXC_GPR2_BGREF_RRMODE_OFFSET) |
| #define IOMUXC_GPR2_BGREF_RRMODE_INTERNAL_RES (1<<IOMUXC_GPR2_BGREF_RRMODE_OFFSET) |
| #define IOMUXC_GPR2_BGREF_RRMODE_EXTERNAL_RES (0<<IOMUXC_GPR2_BGREF_RRMODE_OFFSET) |
| #define IOMUXC_GPR2_VSYNC_ACTIVE_HIGH 0 |
| #define IOMUXC_GPR2_VSYNC_ACTIVE_LOW 1 |
| |
| #define IOMUXC_GPR2_DI1_VS_POLARITY_OFFSET 10 |
| #define IOMUXC_GPR2_DI1_VS_POLARITY_MASK (1<<IOMUXC_GPR2_DI1_VS_POLARITY_OFFSET) |
| #define IOMUXC_GPR2_DI1_VS_POLARITY_ACTIVE_HIGH (IOMUXC_GPR2_VSYNC_ACTIVE_HIGH<<IOMUXC_GPR2_DI1_VS_POLARITY_OFFSET) |
| #define IOMUXC_GPR2_DI1_VS_POLARITY_ACTIVE_LOW (IOMUXC_GPR2_VSYNC_ACTIVE_LOW<<IOMUXC_GPR2_DI1_VS_POLARITY_OFFSET) |
| |
| #define IOMUXC_GPR2_DI0_VS_POLARITY_OFFSET 9 |
| #define IOMUXC_GPR2_DI0_VS_POLARITY_MASK (1<<IOMUXC_GPR2_DI0_VS_POLARITY_OFFSET) |
| #define IOMUXC_GPR2_DI0_VS_POLARITY_ACTIVE_HIGH (IOMUXC_GPR2_VSYNC_ACTIVE_HIGH<<IOMUXC_GPR2_DI0_VS_POLARITY_OFFSET) |
| #define IOMUXC_GPR2_DI0_VS_POLARITY_ACTIVE_LOW (IOMUXC_GPR2_VSYNC_ACTIVE_LOW<<IOMUXC_GPR2_DI0_VS_POLARITY_OFFSET) |
| |
| #define IOMUXC_GPR2_BITMAP_SPWG 0 |
| #define IOMUXC_GPR2_BITMAP_JEIDA 1 |
| |
| #define IOMUXC_GPR2_BIT_MAPPING_CH1_OFFSET 8 |
| #define IOMUXC_GPR2_BIT_MAPPING_CH1_MASK (1<<IOMUXC_GPR2_BIT_MAPPING_CH1_OFFSET) |
| #define IOMUXC_GPR2_BIT_MAPPING_CH1_JEIDA (IOMUXC_GPR2_BITMAP_JEIDA<<IOMUXC_GPR2_BIT_MAPPING_CH1_OFFSET) |
| #define IOMUXC_GPR2_BIT_MAPPING_CH1_SPWG (IOMUXC_GPR2_BITMAP_SPWG<<IOMUXC_GPR2_BIT_MAPPING_CH1_OFFSET) |
| |
| #define IOMUXC_GPR2_DATA_WIDTH_18 0 |
| #define IOMUXC_GPR2_DATA_WIDTH_24 1 |
| |
| #define IOMUXC_GPR2_DATA_WIDTH_CH1_OFFSET 7 |
| #define IOMUXC_GPR2_DATA_WIDTH_CH1_MASK (1<<IOMUXC_GPR2_DATA_WIDTH_CH1_OFFSET) |
| #define IOMUXC_GPR2_DATA_WIDTH_CH1_18BIT (IOMUXC_GPR2_DATA_WIDTH_18<<IOMUXC_GPR2_DATA_WIDTH_CH1_OFFSET) |
| #define IOMUXC_GPR2_DATA_WIDTH_CH1_24BIT (IOMUXC_GPR2_DATA_WIDTH_24<<IOMUXC_GPR2_DATA_WIDTH_CH1_OFFSET) |
| |
| #define IOMUXC_GPR2_BIT_MAPPING_CH0_OFFSET 6 |
| #define IOMUXC_GPR2_BIT_MAPPING_CH0_MASK (1<<IOMUXC_GPR2_BIT_MAPPING_CH0_OFFSET) |
| #define IOMUXC_GPR2_BIT_MAPPING_CH0_JEIDA (IOMUXC_GPR2_BITMAP_JEIDA<<IOMUXC_GPR2_BIT_MAPPING_CH0_OFFSET) |
| #define IOMUXC_GPR2_BIT_MAPPING_CH0_SPWG (IOMUXC_GPR2_BITMAP_SPWG<<IOMUXC_GPR2_BIT_MAPPING_CH0_OFFSET) |
| |
| #define IOMUXC_GPR2_DATA_WIDTH_CH0_OFFSET 5 |
| #define IOMUXC_GPR2_DATA_WIDTH_CH0_MASK (1<<IOMUXC_GPR2_DATA_WIDTH_CH0_OFFSET) |
| #define IOMUXC_GPR2_DATA_WIDTH_CH0_18BIT (IOMUXC_GPR2_DATA_WIDTH_18<<IOMUXC_GPR2_DATA_WIDTH_CH0_OFFSET) |
| #define IOMUXC_GPR2_DATA_WIDTH_CH0_24BIT (IOMUXC_GPR2_DATA_WIDTH_24<<IOMUXC_GPR2_DATA_WIDTH_CH0_OFFSET) |
| |
| #define IOMUXC_GPR2_SPLIT_MODE_EN_OFFSET 4 |
| #define IOMUXC_GPR2_SPLIT_MODE_EN_MASK (1<<IOMUXC_GPR2_SPLIT_MODE_EN_OFFSET) |
| |
| #define IOMUXC_GPR2_MODE_DISABLED 0 |
| #define IOMUXC_GPR2_MODE_ENABLED_DI0 1 |
| #define IOMUXC_GPR2_MODE_ENABLED_DI1 3 |
| |
| #define IOMUXC_GPR2_LVDS_CH1_MODE_OFFSET 2 |
| #define IOMUXC_GPR2_LVDS_CH1_MODE_MASK (3<<IOMUXC_GPR2_LVDS_CH1_MODE_OFFSET) |
| #define IOMUXC_GPR2_LVDS_CH1_MODE_DISABLED (IOMUXC_GPR2_MODE_DISABLED<<IOMUXC_GPR2_LVDS_CH1_MODE_OFFSET) |
| #define IOMUXC_GPR2_LVDS_CH1_MODE_ENABLED_DI0 (IOMUXC_GPR2_MODE_ENABLED_DI0<<IOMUXC_GPR2_LVDS_CH1_MODE_OFFSET) |
| #define IOMUXC_GPR2_LVDS_CH1_MODE_ENABLED_DI1 (IOMUXC_GPR2_MODE_ENABLED_DI1<<IOMUXC_GPR2_LVDS_CH1_MODE_OFFSET) |
| |
| #define IOMUXC_GPR2_LVDS_CH0_MODE_OFFSET 0 |
| #define IOMUXC_GPR2_LVDS_CH0_MODE_MASK (3<<IOMUXC_GPR2_LVDS_CH0_MODE_OFFSET) |
| #define IOMUXC_GPR2_LVDS_CH0_MODE_DISABLED (IOMUXC_GPR2_MODE_DISABLED<<IOMUXC_GPR2_LVDS_CH0_MODE_OFFSET) |
| #define IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0 (IOMUXC_GPR2_MODE_ENABLED_DI0<<IOMUXC_GPR2_LVDS_CH0_MODE_OFFSET) |
| #define IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI1 (IOMUXC_GPR2_MODE_ENABLED_DI1<<IOMUXC_GPR2_LVDS_CH0_MODE_OFFSET) |
| |
| #ifdef CONFIG_MX6SX |
| #define IMX6SX_GPR5_CSI1_MUX_CTRL_MASK (0x3 << 4) |
| #define IMX6SX_GPR5_CSI1_MUX_CTRL_EXT_PIN (0x0 << 4) |
| #define IMX6SX_GPR5_CSI1_MUX_CTRL_CVD (0x1 << 4) |
| #define IMX6SX_GPR5_CSI1_MUX_CTRL_VDAC_TO_CSI (0x2 << 4) |
| #define IMX6SX_GPR5_CSI1_MUX_CTRL_GND (0x3 << 4) |
| #endif |
| |
| /* ECSPI registers */ |
| struct cspi_regs { |
| u32 rxdata; |
| u32 txdata; |
| u32 ctrl; |
| u32 cfg; |
| u32 intr; |
| u32 dma; |
| u32 stat; |
| u32 period; |
| }; |
| |
| /* |
| * CSPI register definitions |
| */ |
| #define MXC_ECSPI |
| #define MXC_CSPICTRL_EN (1 << 0) |
| #define MXC_CSPICTRL_MODE (1 << 1) |
| #define MXC_CSPICTRL_XCH (1 << 2) |
| #define MXC_CSPICTRL_MODE_MASK (0xf << 4) |
| #define MXC_CSPICTRL_CHIPSELECT(x) (((x) & 0x3) << 12) |
| #define MXC_CSPICTRL_BITCOUNT(x) (((x) & 0xfff) << 20) |
| #define MXC_CSPICTRL_PREDIV(x) (((x) & 0xF) << 12) |
| #define MXC_CSPICTRL_POSTDIV(x) (((x) & 0xF) << 8) |
| #define MXC_CSPICTRL_SELCHAN(x) (((x) & 0x3) << 18) |
| #define MXC_CSPICTRL_MAXBITS 0xfff |
| #define MXC_CSPICTRL_TC (1 << 7) |
| #define MXC_CSPICTRL_RXOVF (1 << 6) |
| #define MXC_CSPIPERIOD_32KHZ (1 << 15) |
| #define MAX_SPI_BYTES 32 |
| |
| /* Bit position inside CTRL register to be associated with SS */ |
| #define MXC_CSPICTRL_CHAN 18 |
| |
| /* Bit position inside CON register to be associated with SS */ |
| #define MXC_CSPICON_PHA 0 /* SCLK phase control */ |
| #define MXC_CSPICON_POL 4 /* SCLK polarity */ |
| #define MXC_CSPICON_SSPOL 12 /* SS polarity */ |
| #define MXC_CSPICON_CTL 20 /* inactive state of SCLK */ |
| #if defined(CONFIG_MX6SL) || defined(CONFIG_MX6DL) |
| #define MXC_SPI_BASE_ADDRESSES \ |
| ECSPI1_BASE_ADDR, \ |
| ECSPI2_BASE_ADDR, \ |
| ECSPI3_BASE_ADDR, \ |
| ECSPI4_BASE_ADDR |
| #else |
| #define MXC_SPI_BASE_ADDRESSES \ |
| ECSPI1_BASE_ADDR, \ |
| ECSPI2_BASE_ADDR, \ |
| ECSPI3_BASE_ADDR, \ |
| ECSPI4_BASE_ADDR, \ |
| ECSPI5_BASE_ADDR |
| #endif |
| |
| #define ANATOP_PLL_VIDEO 0xA0 |
| |
| struct ocotp_regs { |
| u32 ctrl; |
| u32 ctrl_set; |
| u32 ctrl_clr; |
| u32 ctrl_tog; |
| u32 timing; |
| u32 rsvd0[3]; |
| u32 data; |
| u32 rsvd1[3]; |
| u32 read_ctrl; |
| u32 rsvd2[3]; |
| u32 read_fuse_data; |
| u32 rsvd3[3]; |
| u32 sw_sticky; |
| u32 rsvd4[3]; |
| u32 scs; |
| u32 scs_set; |
| u32 scs_clr; |
| u32 scs_tog; |
| u32 crc_addr; |
| u32 rsvd5[3]; |
| u32 crc_value; |
| u32 rsvd6[3]; |
| u32 version; |
| u32 rsvd7[0xdb]; |
| |
| struct fuse_bank { |
| u32 fuse_regs[0x20]; |
| } bank[16]; |
| }; |
| |
| struct fuse_bank0_regs { |
| u32 lock; |
| u32 rsvd0[3]; |
| u32 uid_low; |
| u32 rsvd1[3]; |
| u32 uid_high; |
| u32 rsvd2[3]; |
| u32 cfg2; |
| u32 rsvd3[3]; |
| u32 cfg3; |
| u32 rsvd4[3]; |
| u32 cfg4; |
| u32 rsvd5[3]; |
| u32 cfg5; |
| u32 rsvd6[3]; |
| u32 cfg6; |
| u32 rsvd7[3]; |
| }; |
| |
| struct fuse_bank1_regs { |
| u32 mem[0x18]; |
| u32 ana1; |
| u32 rsvd1[3]; |
| u32 ana2; |
| u32 rsvd2[3]; |
| }; |
| |
| #ifdef CONFIG_MX6SX |
| struct fuse_bank4_regs { |
| u32 sjc_resp_low; |
| u32 rsvd0[3]; |
| u32 sjc_resp_high; |
| u32 rsvd1[3]; |
| u32 mac_addr0; |
| u32 rsvd2[3]; |
| u32 mac_addr1; |
| u32 rsvd3[3]; |
| u32 mac_addr2; |
| u32 rsvd4[7]; |
| u32 gp1; |
| u32 rsvd5[7]; |
| }; |
| #else |
| struct fuse_bank4_regs { |
| u32 sjc_resp_low; |
| u32 rsvd0[3]; |
| u32 sjc_resp_high; |
| u32 rsvd1[3]; |
| u32 mac_addr_low; |
| u32 rsvd2[3]; |
| u32 mac_addr_high; |
| u32 rsvd3[0xb]; |
| u32 gp1; |
| u32 rsvd4[3]; |
| u32 gp2; |
| u32 rsvd5[3]; |
| }; |
| #endif |
| |
| struct aipstz_regs { |
| u32 mprot0; |
| u32 mprot1; |
| u32 rsvd[0xe]; |
| u32 opacr0; |
| u32 opacr1; |
| u32 opacr2; |
| u32 opacr3; |
| u32 opacr4; |
| }; |
| |
| #define ANATOP_PFD_FRAC_SHIFT(n) ((n)*8) |
| #define ANATOP_PFD_FRAC_MASK(n) (0x3f<<ANATOP_PFD_FRAC_SHIFT(n)) |
| #define ANATOP_PFD_STABLE_SHIFT(n) (6+((n)*8)) |
| #define ANATOP_PFD_STABLE_MASK(n) (1<<ANATOP_PFD_STABLE_SHIFT(n)) |
| #define ANATOP_PFD_CLKGATE_SHIFT(n) (7+((n)*8)) |
| #define ANATOP_PFD_CLKGATE_MASK(n) (1<<ANATOP_PFD_CLKGATE_SHIFT(n)) |
| |
| struct iomuxc_gpr_base_regs { |
| u32 gpr[14]; /* 0x000 */ |
| }; |
| |
| struct iomuxc_base_regs { |
| #ifndef CONFIG_MX6SX |
| u32 gpr[14]; /* 0x000 */ |
| #endif |
| u32 obsrv[5]; /* 0x038 */ |
| u32 swmux_ctl[197]; /* 0x04c */ |
| u32 swpad_ctl[250]; /* 0x360 */ |
| u32 swgrp[26]; /* 0x748 */ |
| u32 daisy[104]; /* 0x7b0..94c */ |
| }; |
| |
| struct wdog_regs { |
| u16 wcr; /* Control */ |
| u16 wsr; /* Service */ |
| u16 wrsr; /* Reset Status */ |
| u16 wicr; /* Interrupt Control */ |
| u16 wmcr; /* Miscellaneous Control */ |
| }; |
| |
| struct dbg_monitor_regs { |
| u32 ctrl[4]; /* Control */ |
| u32 master_en[4]; /* Master enable */ |
| u32 irq[4]; /* IRQ */ |
| u32 trap_addr_low[4]; /* Trap address low */ |
| u32 trap_addr_high[4]; /* Trap address high */ |
| u32 trap_id[4]; /* Trap ID */ |
| u32 snvs_addr[4]; /* SNVS address */ |
| u32 snvs_data[4]; /* SNVS data */ |
| u32 snvs_info[4]; /* SNVS info */ |
| u32 version[4]; /* Version */ |
| }; |
| |
| struct rdc_regs { |
| u32 vir; /* Version information */ |
| u32 reserved1[8]; |
| u32 stat; /* Status */ |
| u32 intctrl; /* Interrupt and Control */ |
| u32 intstat; /* Interrupt Status */ |
| u32 reserved2[116]; |
| u32 mda[32]; /* Master Domain Assignment */ |
| u32 reserved3[96]; |
| u32 pdap[104]; /* Peripheral Domain Access Permissions */ |
| u32 reserved4[88]; |
| struct { |
| u32 mrsa; /* Memory Region Start Address */ |
| u32 mrea; /* Memory Region End Address */ |
| u32 mrc; /* Memory Region Control */ |
| u32 mrvs; /* Memory Region Violation Status */ |
| } mem_region[55]; |
| }; |
| |
| struct rdc_sema_regs { |
| u8 gate[64]; /* Gate */ |
| u16 rstgt; /* Reset Gate */ |
| }; |
| |
| /* eLCDIF controller registers */ |
| struct mxs_lcdif_regs { |
| u32 hw_lcdif_ctrl; /* 0x00 */ |
| u32 hw_lcdif_ctrl_set; |
| u32 hw_lcdif_ctrl_clr; |
| u32 hw_lcdif_ctrl_tog; |
| u32 hw_lcdif_ctrl1; /* 0x10 */ |
| u32 hw_lcdif_ctrl1_set; |
| u32 hw_lcdif_ctrl1_clr; |
| u32 hw_lcdif_ctrl1_tog; |
| u32 hw_lcdif_ctrl2; /* 0x20 */ |
| u32 hw_lcdif_ctrl2_set; |
| u32 hw_lcdif_ctrl2_clr; |
| u32 hw_lcdif_ctrl2_tog; |
| u32 hw_lcdif_transfer_count; /* 0x30 */ |
| u32 reserved1[3]; |
| u32 hw_lcdif_cur_buf; /* 0x40 */ |
| u32 reserved2[3]; |
| u32 hw_lcdif_next_buf; /* 0x50 */ |
| u32 reserved3[3]; |
| u32 hw_lcdif_timing; /* 0x60 */ |
| u32 reserved4[3]; |
| u32 hw_lcdif_vdctrl0; /* 0x70 */ |
| u32 hw_lcdif_vdctrl0_set; |
| u32 hw_lcdif_vdctrl0_clr; |
| u32 hw_lcdif_vdctrl0_tog; |
| u32 hw_lcdif_vdctrl1; /* 0x80 */ |
| u32 reserved5[3]; |
| u32 hw_lcdif_vdctrl2; /* 0x90 */ |
| u32 reserved6[3]; |
| u32 hw_lcdif_vdctrl3; /* 0xa0 */ |
| u32 reserved7[3]; |
| u32 hw_lcdif_vdctrl4; /* 0xb0 */ |
| u32 reserved8[3]; |
| u32 hw_lcdif_dvictrl0; /* 0xc0 */ |
| u32 reserved9[3]; |
| u32 hw_lcdif_dvictrl1; /* 0xd0 */ |
| u32 reserved10[3]; |
| u32 hw_lcdif_dvictrl2; /* 0xe0 */ |
| u32 reserved11[3]; |
| u32 hw_lcdif_dvictrl3; /* 0xf0 */ |
| u32 reserved12[3]; |
| u32 hw_lcdif_dvictrl4; /* 0x100 */ |
| u32 reserved13[3]; |
| u32 hw_lcdif_csc_coeffctrl0; /* 0x110 */ |
| u32 reserved14[3]; |
| u32 hw_lcdif_csc_coeffctrl1; /* 0x120 */ |
| u32 reserved15[3]; |
| u32 hw_lcdif_csc_coeffctrl2; /* 0x130 */ |
| u32 reserved16[3]; |
| u32 hw_lcdif_csc_coeffctrl3; /* 0x140 */ |
| u32 reserved17[3]; |
| u32 hw_lcdif_csc_coeffctrl4; /* 0x150 */ |
| u32 reserved18[3]; |
| u32 hw_lcdif_csc_offset; /* 0x160 */ |
| u32 reserved19[3]; |
| u32 hw_lcdif_csc_limit; /* 0x170 */ |
| u32 reserved20[3]; |
| u32 hw_lcdif_data; /* 0x180 */ |
| u32 reserved21[3]; |
| u32 hw_lcdif_bm_error_stat; /* 0x190 */ |
| u32 reserved22[3]; |
| u32 hw_lcdif_crc_stat; /* 0x1a0 */ |
| u32 reserved23[3]; |
| u32 hw_lcdif_lcdif_stat; /* 0x1b0 */ |
| u32 reserved24[3]; |
| u32 hw_lcdif_version; /* 0x1c0 */ |
| u32 reserved25[3]; |
| u32 hw_lcdif_debug0; /* 0x1d0 */ |
| u32 reserved26[3]; |
| u32 hw_lcdif_debug1; /* 0x1e0 */ |
| u32 reserved27[3]; |
| u32 hw_lcdif_debug2; /* 0x1f0 */ |
| u32 reserved28[3]; |
| u32 hw_lcdif_thres; /* 0x200 */ |
| u32 reserved29[3]; |
| u32 hw_lcdif_as_ctrl; /* 0x210 */ |
| u32 reserved30[3]; |
| u32 hw_lcdif_as_buf; /* 0x220 */ |
| u32 reserved31[3]; |
| u32 hw_lcdif_as_next_buf; /* 0x230 */ |
| u32 reserved32[3]; |
| u32 hw_lcdif_as_clrkeylow; /* 0x240 */ |
| u32 reserved33[3]; |
| u32 hw_lcdif_as_clrkeyhigh; /* 0x250 */ |
| u32 reserved34[3]; |
| u32 hw_lcdif_as_sync_delay; /* 0x260 */ |
| u32 reserved35[3]; |
| u32 hw_lcdif_as_debug3; /* 0x270 */ |
| u32 reserved36[3]; |
| u32 hw_lcdif_as_debug4; /* 0x280 */ |
| u32 reserved37[3]; |
| u32 hw_lcdif_as_debug5; /* 0x290 */ |
| }; |
| |
| #define MXS_LCDIF_BASE LCDIF2_BASE_ADDR |
| |
| #define LCDIF_CTRL_SFTRST (1 << 31) |
| #define LCDIF_CTRL_CLKGATE (1 << 30) |
| #define LCDIF_CTRL_YCBCR422_INPUT (1 << 29) |
| #define LCDIF_CTRL_READ_WRITEB (1 << 28) |
| #define LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE (1 << 27) |
| #define LCDIF_CTRL_DATA_SHIFT_DIR (1 << 26) |
| #define LCDIF_CTRL_SHIFT_NUM_BITS_MASK (0x1f << 21) |
| #define LCDIF_CTRL_SHIFT_NUM_BITS_OFFSET 21 |
| #define LCDIF_CTRL_DVI_MODE (1 << 20) |
| #define LCDIF_CTRL_BYPASS_COUNT (1 << 19) |
| #define LCDIF_CTRL_VSYNC_MODE (1 << 18) |
| #define LCDIF_CTRL_DOTCLK_MODE (1 << 17) |
| #define LCDIF_CTRL_DATA_SELECT (1 << 16) |
| #define LCDIF_CTRL_INPUT_DATA_SWIZZLE_MASK (0x3 << 14) |
| #define LCDIF_CTRL_INPUT_DATA_SWIZZLE_OFFSET 14 |
| #define LCDIF_CTRL_CSC_DATA_SWIZZLE_MASK (0x3 << 12) |
| #define LCDIF_CTRL_CSC_DATA_SWIZZLE_OFFSET 12 |
| #define LCDIF_CTRL_LCD_DATABUS_WIDTH_MASK (0x3 << 10) |
| #define LCDIF_CTRL_LCD_DATABUS_WIDTH_OFFSET 10 |
| #define LCDIF_CTRL_LCD_DATABUS_WIDTH_16BIT (0 << 10) |
| #define LCDIF_CTRL_LCD_DATABUS_WIDTH_8BIT (1 << 10) |
| #define LCDIF_CTRL_LCD_DATABUS_WIDTH_18BIT (2 << 10) |
| #define LCDIF_CTRL_LCD_DATABUS_WIDTH_24BIT (3 << 10) |
| #define LCDIF_CTRL_WORD_LENGTH_MASK (0x3 << 8) |
| #define LCDIF_CTRL_WORD_LENGTH_OFFSET 8 |
| #define LCDIF_CTRL_WORD_LENGTH_16BIT (0 << 8) |
| #define LCDIF_CTRL_WORD_LENGTH_8BIT (1 << 8) |
| #define LCDIF_CTRL_WORD_LENGTH_18BIT (2 << 8) |
| #define LCDIF_CTRL_WORD_LENGTH_24BIT (3 << 8) |
| #define LCDIF_CTRL_RGB_TO_YCBCR422_CSC (1 << 7) |
| #define LCDIF_CTRL_LCDIF_MASTER (1 << 5) |
| #define LCDIF_CTRL_DATA_FORMAT_16_BIT (1 << 3) |
| #define LCDIF_CTRL_DATA_FORMAT_18_BIT (1 << 2) |
| #define LCDIF_CTRL_DATA_FORMAT_24_BIT (1 << 1) |
| #define LCDIF_CTRL_RUN (1 << 0) |
| |
| #define LCDIF_CTRL1_COMBINE_MPU_WR_STRB (1 << 27) |
| #define LCDIF_CTRL1_BM_ERROR_IRQ_EN (1 << 26) |
| #define LCDIF_CTRL1_BM_ERROR_IRQ (1 << 25) |
| #define LCDIF_CTRL1_RECOVER_ON_UNDERFLOW (1 << 24) |
| #define LCDIF_CTRL1_INTERLACE_FIELDS (1 << 23) |
| #define LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD (1 << 22) |
| #define LCDIF_CTRL1_FIFO_CLEAR (1 << 21) |
| #define LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS (1 << 20) |
| #define LCDIF_CTRL1_BYTE_PACKING_FORMAT_MASK (0xf << 16) |
| #define LCDIF_CTRL1_BYTE_PACKING_FORMAT_OFFSET 16 |
| #define LCDIF_CTRL1_OVERFLOW_IRQ_EN (1 << 15) |
| #define LCDIF_CTRL1_UNDERFLOW_IRQ_EN (1 << 14) |
| #define LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN (1 << 13) |
| #define LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN (1 << 12) |
| #define LCDIF_CTRL1_OVERFLOW_IRQ (1 << 11) |
| #define LCDIF_CTRL1_UNDERFLOW_IRQ (1 << 10) |
| #define LCDIF_CTRL1_CUR_FRAME_DONE_IRQ (1 << 9) |
| #define LCDIF_CTRL1_VSYNC_EDGE_IRQ (1 << 8) |
| #define LCDIF_CTRL1_BUSY_ENABLE (1 << 2) |
| #define LCDIF_CTRL1_MODE86 (1 << 1) |
| #define LCDIF_CTRL1_RESET (1 << 0) |
| |
| #define LCDIF_CTRL2_OUTSTANDING_REQS_MASK (0x7 << 21) |
| #define LCDIF_CTRL2_OUTSTANDING_REQS_OFFSET 21 |
| #define LCDIF_CTRL2_OUTSTANDING_REQS_REQ_1 (0x0 << 21) |
| #define LCDIF_CTRL2_OUTSTANDING_REQS_REQ_2 (0x1 << 21) |
| #define LCDIF_CTRL2_OUTSTANDING_REQS_REQ_4 (0x2 << 21) |
| #define LCDIF_CTRL2_OUTSTANDING_REQS_REQ_8 (0x3 << 21) |
| #define LCDIF_CTRL2_OUTSTANDING_REQS_REQ_16 (0x4 << 21) |
| #define LCDIF_CTRL2_BURST_LEN_8 (1 << 20) |
| #define LCDIF_CTRL2_ODD_LINE_PATTERN_MASK (0x7 << 16) |
| #define LCDIF_CTRL2_ODD_LINE_PATTERN_OFFSET 16 |
| #define LCDIF_CTRL2_ODD_LINE_PATTERN_RGB (0x0 << 16) |
| #define LCDIF_CTRL2_ODD_LINE_PATTERN_RBG (0x1 << 16) |
| #define LCDIF_CTRL2_ODD_LINE_PATTERN_GBR (0x2 << 16) |
| #define LCDIF_CTRL2_ODD_LINE_PATTERN_GRB (0x3 << 16) |
| #define LCDIF_CTRL2_ODD_LINE_PATTERN_BRG (0x4 << 16) |
| #define LCDIF_CTRL2_ODD_LINE_PATTERN_BGR (0x5 << 16) |
| #define LCDIF_CTRL2_EVEN_LINE_PATTERN_MASK (0x7 << 12) |
| #define LCDIF_CTRL2_EVEN_LINE_PATTERN_OFFSET 12 |
| #define LCDIF_CTRL2_EVEN_LINE_PATTERN_RGB (0x0 << 12) |
| #define LCDIF_CTRL2_EVEN_LINE_PATTERN_RBG (0x1 << 12) |
| #define LCDIF_CTRL2_EVEN_LINE_PATTERN_GBR (0x2 << 12) |
| #define LCDIF_CTRL2_EVEN_LINE_PATTERN_GRB (0x3 << 12) |
| #define LCDIF_CTRL2_EVEN_LINE_PATTERN_BRG (0x4 << 12) |
| #define LCDIF_CTRL2_EVEN_LINE_PATTERN_BGR (0x5 << 12) |
| #define LCDIF_CTRL2_READ_PACK_DIR (1 << 10) |
| #define LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT (1 << 9) |
| #define LCDIF_CTRL2_READ_MODE_6_BIT_INPUT (1 << 8) |
| #define LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_MASK (0x7 << 4) |
| #define LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_OFFSET 4 |
| #define LCDIF_CTRL2_INITIAL_DUMMY_READ_MASK (0x7 << 1) |
| #define LCDIF_CTRL2_INITIAL_DUMMY_READ_OFFSET 1 |
| |
| #define LCDIF_TRANSFER_COUNT_V_COUNT_MASK (0xffff << 16) |
| #define LCDIF_TRANSFER_COUNT_V_COUNT_OFFSET 16 |
| #define LCDIF_TRANSFER_COUNT_H_COUNT_MASK (0xffff << 0) |
| #define LCDIF_TRANSFER_COUNT_H_COUNT_OFFSET 0 |
| |
| #define LCDIF_CUR_BUF_ADDR_MASK 0xffffffff |
| #define LCDIF_CUR_BUF_ADDR_OFFSET 0 |
| |
| #define LCDIF_NEXT_BUF_ADDR_MASK 0xffffffff |
| #define LCDIF_NEXT_BUF_ADDR_OFFSET 0 |
| |
| #define LCDIF_TIMING_CMD_HOLD_MASK (0xff << 24) |
| #define LCDIF_TIMING_CMD_HOLD_OFFSET 24 |
| #define LCDIF_TIMING_CMD_SETUP_MASK (0xff << 16) |
| #define LCDIF_TIMING_CMD_SETUP_OFFSET 16 |
| #define LCDIF_TIMING_DATA_HOLD_MASK (0xff << 8) |
| #define LCDIF_TIMING_DATA_HOLD_OFFSET 8 |
| #define LCDIF_TIMING_DATA_SETUP_MASK (0xff << 0) |
| #define LCDIF_TIMING_DATA_SETUP_OFFSET 0 |
| |
| #define LCDIF_VDCTRL0_VSYNC_OEB (1 << 29) |
| #define LCDIF_VDCTRL0_ENABLE_PRESENT (1 << 28) |
| #define LCDIF_VDCTRL0_VSYNC_POL (1 << 27) |
| #define LCDIF_VDCTRL0_HSYNC_POL (1 << 26) |
| #define LCDIF_VDCTRL0_DOTCLK_POL (1 << 25) |
| #define LCDIF_VDCTRL0_ENABLE_POL (1 << 24) |
| #define LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT (1 << 21) |
| #define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT (1 << 20) |
| #define LCDIF_VDCTRL0_HALF_LINE (1 << 19) |
| #define LCDIF_VDCTRL0_HALF_LINE_MODE (1 << 18) |
| #define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_MASK 0x3ffff |
| #define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_OFFSET 0 |
| |
| #define LCDIF_VDCTRL1_VSYNC_PERIOD_MASK 0xffffffff |
| #define LCDIF_VDCTRL1_VSYNC_PERIOD_OFFSET 0 |
| |
| #define LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_MASK (0x3fff << 18) |
| #define LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_OFFSET 18 |
| #define LCDIF_VDCTRL2_HSYNC_PERIOD_MASK 0x3ffff |
| #define LCDIF_VDCTRL2_HSYNC_PERIOD_OFFSET 0 |
| |
| #define LCDIF_VDCTRL3_MUX_SYNC_SIGNALS (1 << 29) |
| #define LCDIF_VDCTRL3_VSYNC_ONLY (1 << 28) |
| #define LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_MASK (0xfff << 16) |
| #define LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_OFFSET 16 |
| #define LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_MASK (0xffff << 0) |
| #define LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_OFFSET 0 |
| |
| #define LCDIF_VDCTRL4_DOTCLK_DLY_SEL_MASK (0x7 << 29) |
| #define LCDIF_VDCTRL4_DOTCLK_DLY_SEL_OFFSET 29 |
| #define LCDIF_VDCTRL4_SYNC_SIGNALS_ON (1 << 18) |
| #define LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_MASK 0x3ffff |
| #define LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_OFFSET 0 |
| |
| |
| extern void check_cpu_temperature(void); |
| #ifdef CONFIG_MX6SX |
| extern void vadc_power_up(void); |
| extern void vadc_power_down(void); |
| extern void pcie_power_up(void); |
| extern void pcie_power_off(void); |
| #endif |
| |
| /* If ROM fail back to USB recover mode, USBPH0_PWD will be clear to use USB |
| * If boot from the other mode, USB0_PWD will keep reset value |
| */ |
| #define is_boot_from_usb(void) (!(readl(USB_PHY0_BASE_ADDR) & (1<<20))) |
| |
| #endif /* __ASSEMBLER__*/ |
| #endif /* __ASM_ARCH_MX6_IMX_REGS_H__ */ |