| /* | |
| FreeRTOS V8.0.1 - Copyright (C) 2014 Real Time Engineers Ltd. | |
| All rights reserved | |
| VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. | |
| *************************************************************************** | |
| * * | |
| * FreeRTOS provides completely free yet professionally developed, * | |
| * robust, strictly quality controlled, supported, and cross * | |
| * platform software that has become a de facto standard. * | |
| * * | |
| * Help yourself get started quickly and support the FreeRTOS * | |
| * project by purchasing a FreeRTOS tutorial book, reference * | |
| * manual, or both from: http://www.FreeRTOS.org/Documentation * | |
| * * | |
| * Thank you! * | |
| * * | |
| *************************************************************************** | |
| This file is part of the FreeRTOS distribution. | |
| FreeRTOS is free software; you can redistribute it and/or modify it under | |
| the terms of the GNU General Public License (version 2) as published by the | |
| Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. | |
| >>! NOTE: The modification to the GPL is included to allow you to !<< | |
| >>! distribute a combined work that includes FreeRTOS without being !<< | |
| >>! obliged to provide the source code for proprietary components !<< | |
| >>! outside of the FreeRTOS kernel. !<< | |
| FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY | |
| WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS | |
| FOR A PARTICULAR PURPOSE. Full license text is available from the following | |
| link: http://www.freertos.org/a00114.html | |
| 1 tab == 4 spaces! | |
| *************************************************************************** | |
| * * | |
| * Having a problem? Start by reading the FAQ "My application does * | |
| * not run, what could be wrong?" * | |
| * * | |
| * http://www.FreeRTOS.org/FAQHelp.html * | |
| * * | |
| *************************************************************************** | |
| http://www.FreeRTOS.org - Documentation, books, training, latest versions, | |
| license and Real Time Engineers Ltd. contact details. | |
| http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, | |
| including FreeRTOS+Trace - an indispensable productivity tool, a DOS | |
| compatible FAT file system, and our tiny thread aware UDP/IP stack. | |
| http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High | |
| Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS | |
| licenses offer ticketed support, indemnification and middleware. | |
| http://www.SafeRTOS.com - High Integrity Systems also provide a safety | |
| engineered and independently SIL3 certified version for use in safety and | |
| mission critical applications that require provable dependability. | |
| 1 tab == 4 spaces! | |
| */ | |
| /* | |
| * This file contains the non-portable and therefore RX62N specific parts of | |
| * the IntQueue standard demo task - namely the configuration of the timers | |
| * that generate the interrupts and the interrupt entry points. | |
| */ | |
| /* Scheduler includes. */ | |
| #include "FreeRTOS.h" | |
| #include "task.h" | |
| /* Demo includes. */ | |
| #include "IntQueueTimer.h" | |
| #include "IntQueue.h" | |
| #define tmrTIMER_0_1_FREQUENCY ( 2000UL ) | |
| #define tmrTIMER_2_3_FREQUENCY ( 2001UL ) | |
| void vInitialiseTimerForIntQueueTest( void ) | |
| { | |
| /* Ensure interrupts do not start until full configuration is complete. */ | |
| portENTER_CRITICAL(); | |
| { | |
| /* Cascade two 8bit timer channels to generate the interrupts. | |
| 8bit timer unit 1 (TMR0 and TMR1) and 8bit timer unit 2 (TMR2 and TMR3 are | |
| utilised for this test. */ | |
| /* Enable the timers. */ | |
| SYSTEM.MSTPCRA.BIT.MSTPA5 = 0; | |
| SYSTEM.MSTPCRA.BIT.MSTPA4 = 0; | |
| /* Enable compare match A interrupt request. */ | |
| TMR0.TCR.BIT.CMIEA = 1; | |
| TMR2.TCR.BIT.CMIEA = 1; | |
| /* Clear the timer on compare match A. */ | |
| TMR0.TCR.BIT.CCLR = 1; | |
| TMR2.TCR.BIT.CCLR = 1; | |
| /* Set the compare match value. */ | |
| TMR01.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 ); | |
| TMR23.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 ); | |
| /* 16 bit operation ( count from timer 1,2 ). */ | |
| TMR0.TCCR.BIT.CSS = 3; | |
| TMR2.TCCR.BIT.CSS = 3; | |
| /* Use PCLK as the input. */ | |
| TMR1.TCCR.BIT.CSS = 1; | |
| TMR3.TCCR.BIT.CSS = 1; | |
| /* Divide PCLK by 8. */ | |
| TMR1.TCCR.BIT.CKS = 2; | |
| TMR3.TCCR.BIT.CKS = 2; | |
| /* Enable TMR 0, 2 interrupts. */ | |
| IEN( TMR0, CMIA0 ) = 1; | |
| IEN( TMR2, CMIA2 ) = 1; | |
| /* Set the timer interrupts to be above the kernel. The interrupts are | |
| assigned different priorities so they nest with each other. */ | |
| IPR( TMR0, CMIA0 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 1; | |
| IPR( TMR2, CMIA2 ) = ( configMAX_SYSCALL_INTERRUPT_PRIORITY - 2 ); | |
| } | |
| portEXIT_CRITICAL(); | |
| /* Ensure the interrupts are clear as they are edge detected. */ | |
| IR( TMR0, CMIA0 ) = 0; | |
| IR( TMR2, CMIA2 ) = 0; | |
| } | |
| /*-----------------------------------------------------------*/ | |
| #pragma interrupt ( vT0_1InterruptHandler( vect = VECT_TMR0_CMIA0, enable ) ) | |
| void vT0_1InterruptHandler( void ) | |
| { | |
| portYIELD_FROM_ISR( xFirstTimerHandler() ); | |
| } | |
| /*-----------------------------------------------------------*/ | |
| #pragma interrupt ( vT2_3InterruptHandler( vect = VECT_TMR2_CMIA2, enable ) ) | |
| void vT2_3InterruptHandler( void ) | |
| { | |
| portYIELD_FROM_ISR( xSecondTimerHandler() ); | |
| } | |